KR930009066B1
(ko)
*
|
1990-08-18 |
1993-09-22 |
정호선 |
다층신경회로망 및 그 회로설계방법
|
US5187679A
(en)
*
|
1991-06-05 |
1993-02-16 |
International Business Machines Corporation |
Generalized 7/3 counters
|
US5479574A
(en)
*
|
1993-04-01 |
1995-12-26 |
Nestor, Inc. |
Method and apparatus for adaptive classification
|
US5541865A
(en)
*
|
1993-12-30 |
1996-07-30 |
Intel Corporation |
Method and apparatus for performing a population count operation
|
GB2290156A
(en)
*
|
1994-06-01 |
1995-12-13 |
Augustine Kamugisha Tibazarwa |
Bit-focused multiplier
|
US5642306A
(en)
*
|
1994-07-27 |
1997-06-24 |
Intel Corporation |
Method and apparatus for a single instruction multiple data early-out zero-skip multiplier
|
JPH11500547A
(ja)
*
|
1994-12-01 |
1999-01-12 |
インテル・コーポレーション |
乗算を有するマイクロプロセッサ
|
US6738793B2
(en)
*
|
1994-12-01 |
2004-05-18 |
Intel Corporation |
Processor capable of executing packed shift operations
|
ZA9510127B
(en)
*
|
1994-12-01 |
1996-06-06 |
Intel Corp |
Novel processor having shift operations
|
US6275834B1
(en)
|
1994-12-01 |
2001-08-14 |
Intel Corporation |
Apparatus for performing packed shift operations
|
US5819101A
(en)
*
|
1994-12-02 |
1998-10-06 |
Intel Corporation |
Method for packing a plurality of packed data elements in response to a pack instruction
|
EP1265132A3
(en)
*
|
1994-12-02 |
2005-02-09 |
Intel Corporation |
Microprocessor with packing operation of composite operands
|
KR100359965B1
(ko)
*
|
1995-04-11 |
2003-03-15 |
캐논 가부시끼가이샤 |
프로세서와이의연산방법 및 데이타프로세서
|
US5752001A
(en)
*
|
1995-06-01 |
1998-05-12 |
Intel Corporation |
Method and apparatus employing Viterbi scoring using SIMD instructions for data recognition
|
US5721697A
(en)
*
|
1995-06-16 |
1998-02-24 |
Hewlett-Packard Company |
Performing tree additions via multiplication
|
US7395298B2
(en)
*
|
1995-08-31 |
2008-07-01 |
Intel Corporation |
Method and apparatus for performing multiply-add operations on packed data
|
US6385634B1
(en)
|
1995-08-31 |
2002-05-07 |
Intel Corporation |
Method for performing multiply-add operations on packed data
|
US5721892A
(en)
*
|
1995-08-31 |
1998-02-24 |
Intel Corporation |
Method and apparatus for performing multiply-subtract operations on packed data
|
US5983253A
(en)
*
|
1995-09-05 |
1999-11-09 |
Intel Corporation |
Computer system for performing complex digital filters
|
US6058408A
(en)
*
|
1995-09-05 |
2000-05-02 |
Intel Corporation |
Method and apparatus for multiplying and accumulating complex numbers in a digital filter
|
US6470370B2
(en)
|
1995-09-05 |
2002-10-22 |
Intel Corporation |
Method and apparatus for multiplying and accumulating complex numbers in a digital filter
|
US6237016B1
(en)
|
1995-09-05 |
2001-05-22 |
Intel Corporation |
Method and apparatus for multiplying and accumulating data samples and complex coefficients
|
US5936872A
(en)
*
|
1995-09-05 |
1999-08-10 |
Intel Corporation |
Method and apparatus for storing complex numbers to allow for efficient complex multiplication operations and performing such complex multiplication operations
|
US5822459A
(en)
*
|
1995-09-28 |
1998-10-13 |
Intel Corporation |
Method for processing wavelet bands
|
US5984515A
(en)
*
|
1995-12-15 |
1999-11-16 |
Intel Corporation |
Computer implemented method for providing a two dimensional rotation of packed data
|
US5935240A
(en)
*
|
1995-12-15 |
1999-08-10 |
Intel Corporation |
Computer implemented method for transferring packed data between register files and memory
|
US5815421A
(en)
*
|
1995-12-18 |
1998-09-29 |
Intel Corporation |
Method for transposing a two-dimensional array
|
US5757432A
(en)
*
|
1995-12-18 |
1998-05-26 |
Intel Corporation |
Manipulating video and audio signals using a processor which supports SIMD instructions
|
WO1997024681A1
(en)
*
|
1995-12-19 |
1997-07-10 |
Intel Corporation |
A computer system performing a two-dimensional rotation of packed data representing multimedia information
|
US5857096A
(en)
*
|
1995-12-19 |
1999-01-05 |
Intel Corporation |
Microarchitecture for implementing an instruction to clear the tags of a stack reference register file
|
US5701508A
(en)
*
|
1995-12-19 |
1997-12-23 |
Intel Corporation |
Executing different instructions that cause different data type operations to be performed on single logical register file
|
US5940859A
(en)
*
|
1995-12-19 |
1999-08-17 |
Intel Corporation |
Emptying packed data state during execution of packed data instructions
|
US5852726A
(en)
*
|
1995-12-19 |
1998-12-22 |
Intel Corporation |
Method and apparatus for executing two types of instructions that specify registers of a shared logical register file in a stack and a non-stack referenced manner
|
US6792523B1
(en)
*
|
1995-12-19 |
2004-09-14 |
Intel Corporation |
Processor with instructions that operate on different data types stored in the same single logical register file
|
US5835748A
(en)
*
|
1995-12-19 |
1998-11-10 |
Intel Corporation |
Method for executing different sets of instructions that cause a processor to perform different data type operations on different physical registers files that logically appear to software as a single aliased register file
|
US5907842A
(en)
*
|
1995-12-20 |
1999-05-25 |
Intel Corporation |
Method of sorting numbers to obtain maxima/minima values with ordering
|
US6036350A
(en)
*
|
1995-12-20 |
2000-03-14 |
Intel Corporation |
Method of sorting signed numbers and solving absolute differences using packed instructions
|
US5787026A
(en)
*
|
1995-12-20 |
1998-07-28 |
Intel Corporation |
Method and apparatus for providing memory access in a processor pipeline
|
US5742529A
(en)
*
|
1995-12-21 |
1998-04-21 |
Intel Corporation |
Method and an apparatus for providing the absolute difference of unsigned values
|
US5880979A
(en)
*
|
1995-12-21 |
1999-03-09 |
Intel Corporation |
System for providing the absolute difference of unsigned values
|
US5793661A
(en)
*
|
1995-12-26 |
1998-08-11 |
Intel Corporation |
Method and apparatus for performing multiply and accumulate operations on packed data
|
US5983257A
(en)
*
|
1995-12-26 |
1999-11-09 |
Intel Corporation |
System for signal processing using multiply-add operations
|
US5740392A
(en)
*
|
1995-12-27 |
1998-04-14 |
Intel Corporation |
Method and apparatus for fast decoding of 00H and OFH mapped instructions
|
US5764943A
(en)
*
|
1995-12-28 |
1998-06-09 |
Intel Corporation |
Data path circuitry for processor having multiple instruction pipelines
|
US6092184A
(en)
*
|
1995-12-28 |
2000-07-18 |
Intel Corporation |
Parallel processing of pipelined instructions having register dependencies
|
US5835392A
(en)
*
|
1995-12-28 |
1998-11-10 |
Intel Corporation |
Method for performing complex fast fourier transforms (FFT's)
|
US5862067A
(en)
*
|
1995-12-29 |
1999-01-19 |
Intel Corporation |
Method and apparatus for providing high numerical accuracy with packed multiply-add or multiply-subtract operations
|
US6009191A
(en)
*
|
1996-02-15 |
1999-12-28 |
Intel Corporation |
Computer implemented method for compressing 48-bit pixels to 16-bit pixels
|
US5621674A
(en)
*
|
1996-02-15 |
1997-04-15 |
Intel Corporation |
Computer implemented method for compressing 24 bit pixels to 16 bit pixels
|
US5959636A
(en)
*
|
1996-02-23 |
1999-09-28 |
Intel Corporation |
Method and apparatus for performing saturation instructions using saturation limit values
|
US5822232A
(en)
*
|
1996-03-01 |
1998-10-13 |
Intel Corporation |
Method for performing box filter
|
US6070237A
(en)
*
|
1996-03-04 |
2000-05-30 |
Intel Corporation |
Method for performing population counts on packed data types
|
US5831885A
(en)
*
|
1996-03-04 |
1998-11-03 |
Intel Corporation |
Computer implemented method for performing division emulation
|
US5835782A
(en)
*
|
1996-03-04 |
1998-11-10 |
Intel Corporation |
Packed/add and packed subtract operations
|
US5881279A
(en)
*
|
1996-11-25 |
1999-03-09 |
Intel Corporation |
Method and apparatus for handling invalid opcode faults via execution of an event-signaling micro-operation
|
US6014684A
(en)
|
1997-03-24 |
2000-01-11 |
Intel Corporation |
Method and apparatus for performing N bit by 2*N-1 bit signed multiplication
|
US5883825A
(en)
*
|
1997-09-03 |
1999-03-16 |
Lucent Technologies Inc. |
Reduction of partial product arrays using pre-propagate set-up
|
US6081824A
(en)
*
|
1998-03-05 |
2000-06-27 |
Intel Corporation |
Method and apparatus for fast unsigned integral division
|
US7392275B2
(en)
*
|
1998-03-31 |
2008-06-24 |
Intel Corporation |
Method and apparatus for performing efficient transformations with horizontal addition and subtraction
|
US7395302B2
(en)
|
1998-03-31 |
2008-07-01 |
Intel Corporation |
Method and apparatus for performing horizontal addition and subtraction
|
US6041404A
(en)
|
1998-03-31 |
2000-03-21 |
Intel Corporation |
Dual function system and method for shuffling packed data elements
|
US6418529B1
(en)
|
1998-03-31 |
2002-07-09 |
Intel Corporation |
Apparatus and method for performing intra-add operation
|
US6167421A
(en)
*
|
1998-04-09 |
2000-12-26 |
Teranex, Inc. |
Methods and apparatus for performing fast multiplication operations in bit-serial processors
|
US6438572B1
(en)
|
1998-09-21 |
2002-08-20 |
Rn2R, L.L.C. |
Adder having reduced number of internal layers and method of operation thereof
|
US6205458B1
(en)
|
1998-09-21 |
2001-03-20 |
Rn2R, L.L.C. |
Adder and multiplier circuits employing logic gates having discrete, weighted inputs and methods of performing combinatorial operations therewith
|
US6430585B1
(en)
|
1998-09-21 |
2002-08-06 |
Rn2R, L.L.C. |
Noise tolerant conductance-based logic gate and methods of operation and manufacturing thereof
|
US6259275B1
(en)
|
2000-05-01 |
2001-07-10 |
Rn2R, L.L.C. |
Logic gate having reduced power dissipation and method of operation thereof
|
US7136888B2
(en)
*
|
2000-08-04 |
2006-11-14 |
Arithmatica Limited |
Parallel counter and a logic circuit for performing multiplication
|
US6883011B2
(en)
|
2000-08-04 |
2005-04-19 |
Arithmatica Limited |
Parallel counter and a multiplication logic circuit
|
GB2365636B
(en)
*
|
2000-08-04 |
2005-01-05 |
Automatic Parallel Designs Ltd |
A parallel counter and a multiplication logic circuit
|
US20050021585A1
(en)
*
|
2000-08-04 |
2005-01-27 |
Dmitriy Rumynin |
Parallel counter and a logic circuit for performing multiplication
|
US7155601B2
(en)
*
|
2001-02-14 |
2006-12-26 |
Intel Corporation |
Multi-element operand sub-portion shuffle instruction execution
|
GB2373602B
(en)
|
2001-03-22 |
2004-11-17 |
Automatic Parallel Designs Ltd |
A multiplication logic circuit
|
US7430578B2
(en)
*
|
2001-10-29 |
2008-09-30 |
Intel Corporation |
Method and apparatus for performing multiply-add operations on packed byte data
|
US20040054877A1
(en)
*
|
2001-10-29 |
2004-03-18 |
Macy William W. |
Method and apparatus for shuffling data
|
US7624138B2
(en)
|
2001-10-29 |
2009-11-24 |
Intel Corporation |
Method and apparatus for efficient integer transform
|
US7631025B2
(en)
*
|
2001-10-29 |
2009-12-08 |
Intel Corporation |
Method and apparatus for rearranging data between multiple registers
|
US7739319B2
(en)
*
|
2001-10-29 |
2010-06-15 |
Intel Corporation |
Method and apparatus for parallel table lookup using SIMD instructions
|
US7685212B2
(en)
*
|
2001-10-29 |
2010-03-23 |
Intel Corporation |
Fast full search motion estimation with SIMD merge instruction
|
US7818356B2
(en)
|
2001-10-29 |
2010-10-19 |
Intel Corporation |
Bitstream buffer manipulation with a SIMD merge instruction
|
US7725521B2
(en)
*
|
2001-10-29 |
2010-05-25 |
Intel Corporation |
Method and apparatus for computing matrix transformations
|
US7047383B2
(en)
*
|
2002-07-11 |
2006-05-16 |
Intel Corporation |
Byte swap operation for a 64 bit operand
|
GB2396718B
(en)
*
|
2002-12-23 |
2005-07-13 |
Arithmatica Ltd |
A logic circuit and method for carry and sum generation and method of designing such a logic circuit
|
WO2004064254A2
(en)
*
|
2003-01-14 |
2004-07-29 |
Arithmatica Limited |
A logic circuit
|
US7042246B2
(en)
*
|
2003-02-11 |
2006-05-09 |
Arithmatica Limited |
Logic circuits for performing threshold functions
|
US7308471B2
(en)
|
2003-03-28 |
2007-12-11 |
Arithmatica Limited |
Method and device for performing operations involving multiplication of selectively partitioned binary inputs using booth encoding
|
WO2004104820A2
(en)
*
|
2003-05-23 |
2004-12-02 |
Arithmatica Limited |
A sum bit generation circuit
|
US8078836B2
(en)
|
2007-12-30 |
2011-12-13 |
Intel Corporation |
Vector shuffle instructions operating on multiple lanes each having a plurality of data elements using a common set of per-lane control bits
|
FR2990781A1
(fr)
*
|
2012-05-15 |
2013-11-22 |
St Microelectronics Grenoble 2 |
Multiplieur serie numerique
|
US9355066B1
(en)
*
|
2012-12-17 |
2016-05-31 |
Marvell International Ltd. |
Accelerated calculation of array statistics
|