ATE96556T1 - Inkrementierer und dekrementierer. - Google Patents

Inkrementierer und dekrementierer.

Info

Publication number
ATE96556T1
ATE96556T1 AT87305226T AT87305226T ATE96556T1 AT E96556 T1 ATE96556 T1 AT E96556T1 AT 87305226 T AT87305226 T AT 87305226T AT 87305226 T AT87305226 T AT 87305226T AT E96556 T1 ATE96556 T1 AT E96556T1
Authority
AT
Austria
Prior art keywords
signal
section
input
carry
generating
Prior art date
Application number
AT87305226T
Other languages
English (en)
Inventor
Yousef Vazir-Zadeh
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Application granted granted Critical
Publication of ATE96556T1 publication Critical patent/ATE96556T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/5055—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination in which one operand is a constant, i.e. incrementers or decrementers

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Logic Circuits (AREA)
  • Steroid Compounds (AREA)
  • Calculators And Similar Devices (AREA)
AT87305226T 1986-06-20 1987-06-12 Inkrementierer und dekrementierer. ATE96556T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/876,494 US4698831A (en) 1986-06-20 1986-06-20 CMOS incrementer cell suitable for high speed operations
EP87305226A EP0250174B1 (de) 1986-06-20 1987-06-12 Inkrementierer und Dekrementierer

Publications (1)

Publication Number Publication Date
ATE96556T1 true ATE96556T1 (de) 1993-11-15

Family

ID=25367848

Family Applications (1)

Application Number Title Priority Date Filing Date
AT87305226T ATE96556T1 (de) 1986-06-20 1987-06-12 Inkrementierer und dekrementierer.

Country Status (5)

Country Link
US (1) US4698831A (de)
EP (1) EP0250174B1 (de)
JP (1) JPS633335A (de)
AT (1) ATE96556T1 (de)
DE (1) DE3787931T2 (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090292757A1 (en) * 2008-05-23 2009-11-26 Steven Leeland Method and apparatus for zero prediction

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US560488A (en) * 1896-05-19 Car-brake
US4280190A (en) * 1979-08-09 1981-07-21 Motorola, Inc. Incrementer/decrementer circuit
US4417316A (en) * 1981-07-14 1983-11-22 Rockwell International Corporation Digital binary increment circuit apparatus
JPS5876946A (ja) * 1981-10-30 1983-05-10 Matsushita Electric Ind Co Ltd デイジタル演算装置
US4419762A (en) * 1982-02-08 1983-12-06 Sperry Corporation Asynchronous status register
US4464774A (en) * 1982-03-15 1984-08-07 Sperry Corporation High speed counter circuit
US4495628A (en) * 1982-06-17 1985-01-22 Storage Technology Partners CMOS LSI and VLSI chips having internal delay testing capability
US4587665A (en) * 1982-10-15 1986-05-06 Matsushita Electric Industrial Co., Ltd. Binary counter having buffer and coincidence circuits for the switched bistable stages thereof
US4611337A (en) * 1983-08-29 1986-09-09 General Electric Company Minimal logic synchronous up/down counter implementations for CMOS

Also Published As

Publication number Publication date
JPS633335A (ja) 1988-01-08
EP0250174A3 (en) 1990-07-11
DE3787931T2 (de) 1994-04-21
US4698831A (en) 1987-10-06
DE3787931D1 (de) 1993-12-02
EP0250174A2 (de) 1987-12-23
EP0250174B1 (de) 1993-10-27

Similar Documents

Publication Publication Date Title
BR7702823A (pt) Conjunto de processamento de dados com operacao de entrada/saida aperfeicoada
DE68926557D1 (de) Fuzzy Computersystem
EP0151049A3 (de) Mikrocomputer mit Software-Sicherung
IT8448949A0 (it) Perfezionamenti relativi ai tasti di funzione di una tastier di elaboratore
DE3785871D1 (de) Vorrichtung zur kombination von videosignalen.
DE3786104D1 (de) Dateneingabevorrichtung.
ATE96556T1 (de) Inkrementierer und dekrementierer.
DE69025618D1 (de) Eingangs/ausgangsmodul mit eingangs/ausgangskombinationspunkt
NO151405C (no) Bretteeske med et endelukkefelt ("pastilleske"), samt emne for en slik eske
IT1071321B (it) Tastiera numerica con trasmettitore ottico
DE3852975D1 (de) Datenverarbeitungsanlage mit Anpassung der Ein-/Ausgabe-Funktionen.
NO155320C (no) Pendelenhet omfattende en pendel og en uttaksdel som er tilknyttet pendelen.
JPS54158133A (en) Computer input*output device
SU694961A2 (ru) Двухтактный транзисторный инвертор
JPS5420636A (en) Computer
DE3685997D1 (de) Anordnung von eingangs- und ausgangssteckstiften einer integrierten schaltungspackung.
AT369568B (de) Datenein- und -ausgabeanordnung
JPS53142844A (en) Information processor
JPS5439530A (en) Protection circuit for destriction of mos-ic memory
DE58904468D1 (de) Schaltungsanordnung zum schutze einer integrierten schaltung vor einem an einer eingangsstufe anliegenden unzulaessigen eingangspotential.
BR7901721A (pt) Reator com anteparo e processo de gaseificacao
JPS53108740A (en) Memory circuit
JPS6486271A (en) Accumulator
JPS52100938A (en) Data input unit
JPS5621250A (en) Instruction retrial system

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties