KR900008967Y1 - 메모리 억세스장치 - Google Patents

메모리 억세스장치 Download PDF

Info

Publication number
KR900008967Y1
KR900008967Y1 KR2019870002362U KR870002362U KR900008967Y1 KR 900008967 Y1 KR900008967 Y1 KR 900008967Y1 KR 2019870002362 U KR2019870002362 U KR 2019870002362U KR 870002362 U KR870002362 U KR 870002362U KR 900008967 Y1 KR900008967 Y1 KR 900008967Y1
Authority
KR
South Korea
Prior art keywords
memory
microprocessor
data
signal
data bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
KR2019870002362U
Other languages
English (en)
Korean (ko)
Other versions
KR870013829U (ko
Inventor
타카시 고도우
Original Assignee
가부시키가이샤 도시바
와타리 스기이치로
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 가부시키가이샤 도시바, 와타리 스기이치로 filed Critical 가부시키가이샤 도시바
Publication of KR870013829U publication Critical patent/KR870013829U/ko
Application granted granted Critical
Publication of KR900008967Y1 publication Critical patent/KR900008967Y1/ko
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/16Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668Details of memory controller
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/06Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0615Address space extension
    • G06F12/0623Address space extension for memory modules

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
KR2019870002362U 1986-02-27 1987-02-27 메모리 억세스장치 Expired KR900008967Y1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP1986026598U JPS62146247U (enrdf_load_stackoverflow) 1986-02-27 1986-02-27
JP61-26598 1986-02-27

Publications (2)

Publication Number Publication Date
KR870013829U KR870013829U (ko) 1987-09-10
KR900008967Y1 true KR900008967Y1 (ko) 1990-09-29

Family

ID=30827829

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019870002362U Expired KR900008967Y1 (ko) 1986-02-27 1987-02-27 메모리 억세스장치

Country Status (2)

Country Link
JP (1) JPS62146247U (enrdf_load_stackoverflow)
KR (1) KR900008967Y1 (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
KR870013829U (ko) 1987-09-10
JPS62146247U (enrdf_load_stackoverflow) 1987-09-16

Similar Documents

Publication Publication Date Title
US5602780A (en) Serial to parallel and parallel to serial architecture for a RAM based FIFO memory
EP0109298B1 (en) Computer memory
US4158227A (en) Paged memory mapping with elimination of recurrent decoding
US5146582A (en) Data processing system with means to convert burst operations into memory pipelined operations
KR930004426B1 (ko) 듀얼 포트 판독/기입 레지스터 파일 메모리 및 그 구성방법
EP0022814B1 (en) Memory system for a data processing system
US4282572A (en) Multiprocessor memory access system
US4792929A (en) Data processing system with extended memory access
US4881167A (en) Data memory system
US4450538A (en) Address accessed memory device having parallel to serial conversion
EP0269106B1 (en) Semiconductor memory device
CA2008669C (en) Multiple mode memory module
JP2002132701A (ja) メモリ制御装置
EP0362050B1 (en) Memory card
US5530955A (en) Page memory device capable of short cycle access of different pages by a plurality of data processors
KR920003270B1 (ko) 캐쉬 메모리를 사용한 블록 액세스 장치
US5243701A (en) Method of and system for processing data having bit length variable with modes of operation
KR900008967Y1 (ko) 메모리 억세스장치
GB2060961A (en) Data processing system having memory modules with distributed address information
EP0116081A1 (en) Virtual memory addressing system and method
KR100237565B1 (ko) 반도체 메모리장치
US5563844A (en) Architecture for accessing very high density memory device
US5423021A (en) Auxiliary control signal decode using high performance address lines
US6493775B2 (en) Control for timed access of devices to a system bus
EP0182501A2 (en) Memory mapping method and apparatus

Legal Events

Date Code Title Description
A201 Request for examination
UA0108 Application for utility model registration

Comment text: Application for Utility Model Registration

Patent event code: UA01011R08D

Patent event date: 19870227

UA0201 Request for examination

Patent event date: 19870227

Patent event code: UA02012R01D

Comment text: Request for Examination of Application

UG1501 Laying open of application
E902 Notification of reason for refusal
UE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event code: UE09021S01D

Patent event date: 19900316

UG1604 Publication of application

Patent event code: UG16041S01I

Comment text: Decision on Publication of Application

Patent event date: 19900831

E701 Decision to grant or registration of patent right
UE0701 Decision of registration

Patent event date: 19901213

Comment text: Decision to Grant Registration

Patent event code: UE07011S01D

REGI Registration of establishment
UR0701 Registration of establishment

Patent event date: 19910307

Patent event code: UR07011E01D

Comment text: Registration of Establishment

UR1002 Payment of registration fee

Start annual number: 1

End annual number: 3

Payment date: 19910307

UR1001 Payment of annual fee

Payment date: 19930907

Start annual number: 4

End annual number: 4

UR1001 Payment of annual fee

Payment date: 19940928

Start annual number: 5

End annual number: 5

UR1001 Payment of annual fee

Payment date: 19950926

Start annual number: 6

End annual number: 6

UR1001 Payment of annual fee

Payment date: 19960914

Start annual number: 7

End annual number: 7

UR1001 Payment of annual fee

Payment date: 19970825

Start annual number: 8

End annual number: 8

UR1001 Payment of annual fee

Payment date: 19971226

Start annual number: 9

End annual number: 9

UR1001 Payment of annual fee

Payment date: 19990825

Start annual number: 10

End annual number: 10

UR1001 Payment of annual fee

Payment date: 20000829

Start annual number: 11

End annual number: 11

FPAY Annual fee payment

Payment date: 20010830

Year of fee payment: 12

UR1001 Payment of annual fee

Payment date: 20010830

Start annual number: 12

End annual number: 12

EXPY Expiration of term
UC1801 Expiration of term