KR900008967Y1 - 메모리 억세스장치 - Google Patents

메모리 억세스장치 Download PDF

Info

Publication number
KR900008967Y1
KR900008967Y1 KR2019870002362U KR870002362U KR900008967Y1 KR 900008967 Y1 KR900008967 Y1 KR 900008967Y1 KR 2019870002362 U KR2019870002362 U KR 2019870002362U KR 870002362 U KR870002362 U KR 870002362U KR 900008967 Y1 KR900008967 Y1 KR 900008967Y1
Authority
KR
South Korea
Prior art keywords
memory
microprocessor
data
signal
data bus
Prior art date
Application number
KR2019870002362U
Other languages
English (en)
Korean (ko)
Other versions
KR870013829U (ko
Inventor
타카시 고도우
Original Assignee
가부시키가이샤 도시바
와타리 스기이치로
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 가부시키가이샤 도시바, 와타리 스기이치로 filed Critical 가부시키가이샤 도시바
Publication of KR870013829U publication Critical patent/KR870013829U/ko
Application granted granted Critical
Publication of KR900008967Y1 publication Critical patent/KR900008967Y1/ko

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0615—Address space extension
    • G06F12/0623—Address space extension for memory modules

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
KR2019870002362U 1986-02-27 1987-02-27 메모리 억세스장치 KR900008967Y1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP61-26598 1986-02-27
JP1986026598U JPS62146247U (bg) 1986-02-27 1986-02-27

Publications (2)

Publication Number Publication Date
KR870013829U KR870013829U (ko) 1987-09-10
KR900008967Y1 true KR900008967Y1 (ko) 1990-09-29

Family

ID=30827829

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019870002362U KR900008967Y1 (ko) 1986-02-27 1987-02-27 메모리 억세스장치

Country Status (2)

Country Link
JP (1) JPS62146247U (bg)
KR (1) KR900008967Y1 (bg)

Also Published As

Publication number Publication date
KR870013829U (ko) 1987-09-10
JPS62146247U (bg) 1987-09-16

Similar Documents

Publication Publication Date Title
US4692859A (en) Multiple byte serial data transfer protocol
US4276609A (en) CCD memory retrieval system
US5602780A (en) Serial to parallel and parallel to serial architecture for a RAM based FIFO memory
EP0109298B1 (en) Computer memory
CA2018503C (en) Read/write random access memory with data prefetch
US5146582A (en) Data processing system with means to convert burst operations into memory pipelined operations
KR930004426B1 (ko) 듀얼 포트 판독/기입 레지스터 파일 메모리 및 그 구성방법
US4282572A (en) Multiprocessor memory access system
US4792929A (en) Data processing system with extended memory access
US4881167A (en) Data memory system
US4450538A (en) Address accessed memory device having parallel to serial conversion
US4287563A (en) Versatile microprocessor bus interface
CA2008669C (en) Multiple mode memory module
JP2002132701A (ja) メモリ制御装置
EP0362050B1 (en) Memory card
US5530955A (en) Page memory device capable of short cycle access of different pages by a plurality of data processors
KR920003270B1 (ko) 캐쉬 메모리를 사용한 블록 액세스 장치
US5243701A (en) Method of and system for processing data having bit length variable with modes of operation
US4922457A (en) Serial access memory system provided with improved cascade buffer circuit
KR900008967Y1 (ko) 메모리 억세스장치
GB2060961A (en) Data processing system having memory modules with distributed address information
EP0116081A1 (en) Virtual memory addressing system and method
KR100237565B1 (ko) 반도체 메모리장치
JPH07152721A (ja) マイクロコンピュータ
US5379395A (en) Semiconductor integrated circuit for central processor interfacing which enables random and serial access to single port memories

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20010830

Year of fee payment: 12

EXPY Expiration of term