KR890005820Y1 - Audio switching circuits of hifi vtr - Google Patents
Audio switching circuits of hifi vtr Download PDFInfo
- Publication number
- KR890005820Y1 KR890005820Y1 KR2019860006153U KR860006153U KR890005820Y1 KR 890005820 Y1 KR890005820 Y1 KR 890005820Y1 KR 2019860006153 U KR2019860006153 U KR 2019860006153U KR 860006153 U KR860006153 U KR 860006153U KR 890005820 Y1 KR890005820 Y1 KR 890005820Y1
- Authority
- KR
- South Korea
- Prior art keywords
- input terminal
- switching
- signal
- switching circuit
- output
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B15/00—Driving, starting or stopping record carriers of filamentary or web form; Driving both such record carriers and heads; Guiding such record carriers or containers therefor; Control thereof; Control of operating function
- G11B15/18—Driving; Starting; Stopping; Arrangements for control or regulation thereof
- G11B15/46—Controlling, regulating, or indicating speed
- G11B15/467—Controlling, regulating, or indicating speed in arrangements for recording or reproducing wherein both record carriers and heads are driven
- G11B15/4673—Controlling, regulating, or indicating speed in arrangements for recording or reproducing wherein both record carriers and heads are driven by controlling the speed of the tape while the head is rotating
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/24—Signal processing not specific to the method of recording or reproducing; Circuits therefor for reducing noise
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Amplifiers (AREA)
Abstract
내용 없음.No content.
Description
제 1도는 종래의 회로도.1 is a conventional circuit diagram.
제2도는 제1도 각부의 파형도.2 is a waveform diagram of each part of FIG.
제3도는 본 고안의 구성도.3 is a block diagram of the present invention.
제4도는 제3도 각부의 파형도.4 is a waveform diagram of each part of FIG.
제5도는 헤드절환시 종래와 본 고안의 음성신호 비교도.Figure 5 is a comparison of the voice signal of the prior art and the present invention when the head switch.
* 도면의 주요 부분에 대한 설명* Description of the main parts of the drawing
1,2 : 스위칭 회로부 3 : 차동 증폭부1,2: switching circuit section 3: differential amplifier section
4 : 적분 회로부 5 : 덧셈부4 integrated circuit 5 addition unit
본 고안은 음성신호를 주파수변조하여 기록. 재생하는 하이파이 브이티알의 오디오 스위칭회로에 관한 것으로, 특히 브이티알의 헤드 절환시 발생되는 음성신호의 노이즈를 제거함에 있어 원음성신호를 충실히 재현하도록한 하이파이 브이티알의 오디오 스위칭 회로에 관한 것이다.The present invention records the audio signal by modulating the frequency. TECHNICAL FIELD The present invention relates to an audio switching circuit of high fidelity VTIAL that reproduces, and more particularly, to an audio switching circuit of HIFI VTIAL that faithfully reproduces an original audio signal in removing noise of an audio signal generated during VTIAL head switching.
종래의 경우에는 하이파이 브이티알의 오디오 헤드 절환시 발생되는 잡음을 제거하기 위하여 제1도에 도시한바와 같이 회로를 이용하였다.In the conventional case, a circuit is used as shown in FIG. 1 to remove noise generated during switching of an audio head of a hi-fi VTI.
즉 음성신호 입력단자(Si)는 스위칭/홀딩 신호에 의해 개방되는 스위치(SW1)를 통해 콘덴서(C1) 및 버퍼앰프(A1)에 접속한 것으로, 음성신호의 입출력 도중 오디오 헤드를 절환하게 되면, 제2도 제2(a)도에 되시한 바와 같은 헤드 절환신호가 발생하고 그 신호의 변환 부분에서 제2도 제2(b)도에 도시한 바와 같은 스위칭/홀딩 신호가 발생되게하여 스위치(SW1)가 개방되게 하며, 이에 따라 스위칭 직전의 음성신호 값이 콘덴서(C1)와 버퍼앰프(A1)에 홀드되어〔제2도 제2(C)도 시간(T1-T2)〕출력됨으로 헤드절환 순간에 그 이전의 음성신호값을 홀드하여 출력함으로 입출력 음성신호간에 오차가 심하게 되는 단점이 있다.That is, the voice signal input terminal Si is connected to the capacitor C 1 and the buffer amplifier A 1 through a switch SW 1 opened by a switching / holding signal. The audio head is switched during input / output of the voice signal. In this case, the head switching signal as shown in FIG. 2 and FIG. 2 (a) is generated and the switching / holding signal as shown in FIG. 2 and FIG. the switch (SW 1) is and be open, so that the speech signal value immediately before the switching is held in the capacitor (C 1) and a buffer amplifier (a 1) according to [2 Figure 2 (C) the time (T 1 - T 2 )] As a result of the output, the previous audio signal value is held and output at the moment of head switching, thereby causing an error between the input and output audio signals.
본 고안은 이러한 종래의 단점을 감안하여, 헤드 절환시의 음성신호 변화량을 출력 음성신호에 보상해줌으로써 입출력 음성 신호간의 오차를 감소시키도록 안출한 것으로 첨부한 도면에 의해 이를 상세히 설명하면 다음과 같다.The present invention has been made to reduce the error between input and output audio signals by compensating for the output audio signal by compensating for the voice signal change amount at the time of head switching. .
음성신호입력단자(Si)는 스위치(SW1), 콘덴서(C1)및 버퍼앰프(A1)로 구성된 스위칭회로부(1)를 통하여, 스위치(SW2), 콘덴서(C2)및 버퍼앰프(A2)로 구성된 스위칭 회로부(2)의 입력측에 접속함과 아울러 차동증폭부(3)의 비반전입력단자(+)및 덧셈부(5)의 일측 입력단자에 접속하며, 상기 스위칭 회로부(2)의 출력측은 차동 증폭부(3)의 반전입력단(-)에 접속하여 그 차동증폭부(3)의 출력측은 적분회로부(4)를 통하여 상기 덧셈부(5)의 타측 입력단자에 접속하여 그의 출력측은 음성신호 출력단자(So)에 접속하여 구성한 것으로, 상기에서 스위치(SW1)(SW2)는 헤드 절환신호의 변화부분에서 스위칭회로부(1) (2)에 스위칭/홀딩신호가 인가될때 각기 개방되도록 하고 특히 스위치(SW2)가 스위치(SW1)보다 먼저 개방되도록 스위칭/홀딩신호를 인가한다.The voice signal input terminal Si is connected to the switch SW 2 , the capacitor C 2 , and the buffer amplifier through a switching circuit part 1 composed of a switch SW 1 , a capacitor C 1 , and a buffer amplifier A 1 . (A 2 ) is connected to the input side of the switching circuit section 2 composed of (A 2 ), and is connected to the non-inverting input terminal (+) of the differential amplifier section (3) and one input terminal of the adder section (5). The output side of 2) is connected to the inverting input terminal (-) of the differential amplifier 3, and the output side of the differential amplifier 3 is connected to the other input terminal of the adder 5 through the integrating circuit section 4. The output side thereof is connected to the audio signal output terminal So, and the switch SW 1 SW 2 is applied to the switching circuit section 1 and 2 at the change portion of the head switching signal. The switching / holding signal is applied so that the switch SW 2 is open before the switch SW 1 .
이와같이 구성한 본 고안의 작용 및 효과를 설명하면 다음과 같다.Referring to the operation and effects of the present invention configured as described above are as follows.
음성신호 입력단자(Si)를 통해 일정 형태의 음성신호가 스위칭 회로부(1)에 입력되면, 그 신호는 스위칭 회로부(1)를 통한 후 덧셈부(5)의 일측입력단자 및 차동증폭부(3)의 비반전 입력단자(+)에 인가됨과 아울러 스위칭회로부(2)를 통해 상기 차동증폭부(3)의 반전입력단자(-)에 인가된다.When a certain type of voice signal is input to the switching circuit unit 1 through the voice signal input terminal Si, the signal is input through the switching circuit unit 1 and then the one input terminal of the adder 5 and the differential amplifier 3 In addition to the non-inverting input terminal (+) of the () is applied to the inverting input terminal (-) of the differential amplifier (3) through the switching circuit section (2).
이와같은 상태에서 헤드를 절환하게 되면 헤드 절환 신호가 발생하게 되고 〔제4(a)도〕, 이 헤드 절환 신호의 변환 부분에서 상기한 바와같이 스위칭/홀딩 신호가 스위칭회로부(1) (2)에 각기 인가되며,〔제4(a)도,제4(b)도〕,이에따라 스위치(SW2)가 먼저 개방되고 스위치(SW1)가 나중에 개방되게 되어 콘덴서(C2)에는 시간(t0)직전의 음성신호 값이 기억되고, 콘덴서(C1)에는 시간(t1)직전의 음성신호 값이 기억되어 콘덴서(C1)(C2)간의 전압차는 시간(t0)(t1)사이의 음성신호의 변화량과 같은 값이된다.When the head is switched in such a state, the head switching signal is generated (Fig. 4 (a)), and the switching / holding signal is converted into the switching circuit section 1 (2) as described above in the conversion portion of the head switching signal. each application is in, [claim 4 (a) also, claim 4 (b) Fig.], yiettara switch (SW 2) is to be first opened and opening the switch (SW 1) later capacitor (C 2), the time (t 0) is stored the audio signal values of the immediately preceding, a capacitor (C 1), the time (t 1) is the stored audio signal value immediately before the capacitor (C 1) (the voltage difference between the time (t 0) between the C 2) (t 1 Is the same as the amount of change in the audio signal between
이와같이하여 차동 증폭부(3)의 비반전 및 반전입력단자(+) (-)에 입력된 양신호는 그를 통해 증폭되고 적분회로부(4)를 통해 적분되어 음성신호의 변화량에 비례하는 전압 변화를 얻어내어 덧셈부(8)의 타측 입력단자에 인가되며, 덧셈부(8)이 값을 그의 일측입력단자에 입력되는 스위칭 회로부(1)의 출력신호에 더함으로써 스위칭 순간 직전의 음성신호 기울기에 해당하는 변화율을 갖는 음성신호 출력〔제4도 제4(d)도 시간(t1-t2)〕을 얻게된다.In this way, both signals inputted to the non-inverting and inverting input terminals (+) (-) of the differential amplifier 3 are amplified therein and integrated through the integrating circuit 4 to obtain a voltage change proportional to the amount of change of the audio signal. It is applied to the other input terminal of the adder 8, and the adder 8 adds a value to the output signal of the switching circuit 1 input to its one input terminal to correspond to the slope of the voice signal immediately before the switching moment. An audio signal output having a rate of change (FIG. 4, FIG. 4 (d), time t 1- t 2 ) is obtained.
이와같은 상태에서 스위칭이 끝나 스위치(SW1)(SW2)가 단락되면 스위칭 회로부(1) (2)의 출력은 같은 전압이 되어 차동증폭부(3)의 출력이 제로가 되므로 적분회로부(4)의 출력값은 점차 제로가 되어 출력되는 음성신호는 입력음성 신호에 가까와지게 된다.In this state, when the switch is finished and the switch SW 1 (SW 2 ) is short-circuited, the outputs of the switching circuits 1 and 2 become the same voltage, so that the output of the differential amplifier 3 becomes zero. ), The output value gradually becomes zero, and the output audio signal approaches the input audio signal.
제5도는 헤드 절환시 음성신호의 보상 정도를 종래의 경우와 본 고안의 경우를 비교한 것으로a부분이 본 고안, b부분이 종래의 것으로서, 본 고안은 적용할때에 음성신호의 보상이 훨씬 향상됨을 알 수 있다.5 is a comparison between the conventional case and the present invention, the degree of compensation of the voice signal at the head switching, a part is the present design, b part is the conventional, the present invention is much better compensation of the speech signal when applied It can be seen that the improvement.
이상에서 설명한 바와 같이 본 고안은 헤드 절환시 나타나는 음성신호의 변화량을 출력음성신호의 홀드부분에 보상해줌으로써 입출력 음성신호간의 오차를 감소시키는 효과가 있는 것이다.As described above, the present invention has the effect of reducing the error between the input and output audio signals by compensating for the hold portion of the output audio signal when the amount of change in the voice signal appears during head switching.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019860006153U KR890005820Y1 (en) | 1986-05-02 | 1986-05-02 | Audio switching circuits of hifi vtr |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019860006153U KR890005820Y1 (en) | 1986-05-02 | 1986-05-02 | Audio switching circuits of hifi vtr |
Publications (2)
Publication Number | Publication Date |
---|---|
KR870018989U KR870018989U (en) | 1987-12-26 |
KR890005820Y1 true KR890005820Y1 (en) | 1989-08-26 |
Family
ID=19251363
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR2019860006153U KR890005820Y1 (en) | 1986-05-02 | 1986-05-02 | Audio switching circuits of hifi vtr |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR890005820Y1 (en) |
-
1986
- 1986-05-02 KR KR2019860006153U patent/KR890005820Y1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR870018989U (en) | 1987-12-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4709269A (en) | Noise reduction circuit for video signal | |
KR890005820Y1 (en) | Audio switching circuits of hifi vtr | |
US5276403A (en) | Nonlinear preemphasis-deemphasis system | |
KR100213073B1 (en) | Frequency response compensation apparatus of audio signal in playback mode | |
US5343197A (en) | Digital-to-analog converter | |
KR900003446Y1 (en) | Noise compensating circuit | |
JPH0238483Y2 (en) | ||
JP2543039B2 (en) | Sample-hold circuit | |
JPH054349Y2 (en) | ||
JPH0419880Y2 (en) | ||
JP2685809B2 (en) | Noise removal circuit | |
KR900010562Y1 (en) | Noise reduction circuit in case of high-speed reproducing mode for digital audio system | |
KR0113721Y1 (en) | Echo device | |
SU1448356A1 (en) | Magnetic recording apparatus with dynamic magnetizing | |
KR930006192Y1 (en) | Stereo effect surround circuit | |
KR0157493B1 (en) | Digital main emphasis circuit | |
KR960007566Y1 (en) | Voice signal processing circuit | |
KR930002029Y1 (en) | Audio noise removing circuit of vdp | |
KR940003920Y1 (en) | Click noise preventing apparatus of digital audio device | |
JPH0112457Y2 (en) | ||
JPS6041009Y2 (en) | Input circuit of PCM signal processing device | |
JPS6292618A (en) | Deglitch circuit | |
JPS6152081A (en) | Recording and reproducing device of video signal | |
JPH02303217A (en) | Aliasing noise eliminating circuit | |
JPS6041823A (en) | Reduction device of impulsive noise |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
REGI | Registration of establishment | ||
FPAY | Annual fee payment |
Payment date: 20000728 Year of fee payment: 12 |
|
EXPY | Expiration of term |