KR890003323B1 - 버스 제어수단을 갖춘 마이크로컴퓨터 시스템 - Google Patents

버스 제어수단을 갖춘 마이크로컴퓨터 시스템 Download PDF

Info

Publication number
KR890003323B1
KR890003323B1 KR1019840007514A KR840007514A KR890003323B1 KR 890003323 B1 KR890003323 B1 KR 890003323B1 KR 1019840007514 A KR1019840007514 A KR 1019840007514A KR 840007514 A KR840007514 A KR 840007514A KR 890003323 B1 KR890003323 B1 KR 890003323B1
Authority
KR
South Korea
Prior art keywords
bus
output
address
channel
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
KR1019840007514A
Other languages
English (en)
Korean (ko)
Other versions
KR850007129A (ko
Inventor
에드워드 딘 마크
리 모엘러 데니스
Original Assignee
인터내셔널 비지네스 머신즈 코포레이션
제이.에이취.그래디
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 인터내셔널 비지네스 머신즈 코포레이션, 제이.에이취.그래디 filed Critical 인터내셔널 비지네스 머신즈 코포레이션
Publication of KR850007129A publication Critical patent/KR850007129A/ko
Application granted granted Critical
Publication of KR890003323B1 publication Critical patent/KR890003323B1/ko
Expired legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G06F13/285—Halt processor DMA

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Hardware Redundancy (AREA)
  • Multi Processors (AREA)
  • Microcomputers (AREA)
  • Exchange Systems With Centralized Control (AREA)
  • Selective Calling Equipment (AREA)
  • Information Transfer Systems (AREA)
KR1019840007514A 1984-03-19 1984-11-29 버스 제어수단을 갖춘 마이크로컴퓨터 시스템 Expired KR890003323B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US589,692 1984-03-19
US589.692 1984-03-19
US06/589,692 US4528626A (en) 1984-03-19 1984-03-19 Microcomputer system with bus control means for peripheral processing devices

Publications (2)

Publication Number Publication Date
KR850007129A KR850007129A (ko) 1985-10-30
KR890003323B1 true KR890003323B1 (ko) 1989-09-16

Family

ID=24359085

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019840007514A Expired KR890003323B1 (ko) 1984-03-19 1984-11-29 버스 제어수단을 갖춘 마이크로컴퓨터 시스템

Country Status (14)

Country Link
US (1) US4528626A (enExample)
EP (1) EP0155443B1 (enExample)
JP (1) JPS60201464A (enExample)
KR (1) KR890003323B1 (enExample)
AT (1) ATE39581T1 (enExample)
BR (1) BR8500945A (enExample)
CA (1) CA1221173A (enExample)
DE (1) DE3567115D1 (enExample)
ES (1) ES8606692A1 (enExample)
GB (1) GB2156113B (enExample)
HK (1) HK42390A (enExample)
MX (1) MX158688A (enExample)
PH (1) PH24588A (enExample)
ZA (1) ZA85183B (enExample)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4594654A (en) * 1983-11-04 1986-06-10 Advanced Micro Devices, Inc. Circuit for controlling external bipolar buffers from an MOS peripheral device
JPS6191752A (ja) * 1984-10-11 1986-05-09 Nec Corp マイクロコンピユ−タ
US4918597A (en) * 1984-12-14 1990-04-17 Alcatel Usa Corp. Adaptive interface for transferring segmented message between device and microcomputer on line division multiplexed bus
US4794523A (en) * 1985-09-30 1988-12-27 Manolito Adan Cache memory architecture for microcomputer speed-up board
US4847750A (en) * 1986-02-13 1989-07-11 Intelligent Instrumentation, Inc. Peripheral DMA controller for data acquisition system
US5099417A (en) * 1987-03-13 1992-03-24 Texas Instruments Incorporated Data processing device with improved direct memory access
US4989113A (en) * 1987-03-13 1991-01-29 Texas Instruments Incorporated Data processing device having direct memory access with improved transfer control
US4901234A (en) * 1987-03-27 1990-02-13 International Business Machines Corporation Computer system having programmable DMA control
US4975832A (en) * 1987-06-25 1990-12-04 Teac Corporation Microcomputer system with dual DMA mode transmissions
US5113339A (en) * 1987-10-20 1992-05-12 Sharp Kabushiki Kaisha Data processor for detecting identical data simultaneously coexisting in a plurality of data sections of data transmission paths
US4930069A (en) * 1987-11-18 1990-05-29 International Business Machines Corporation Mechanism and method for transferring data between bus units having varying master and slave DMA capabilities
US5003463A (en) * 1988-06-30 1991-03-26 Wang Laboratories, Inc. Interface controller with first and second buffer storage area for receiving and transmitting data between I/O bus and high speed system bus
US5261057A (en) * 1988-06-30 1993-11-09 Wang Laboratories, Inc. I/O bus to system interface
US4987529A (en) * 1988-08-11 1991-01-22 Ast Research, Inc. Shared memory bus system for arbitrating access control among contending memory refresh circuits, peripheral controllers, and bus masters
JPH03122745A (ja) * 1989-10-05 1991-05-24 Mitsubishi Electric Corp Ｄｍａ制御方式
US5191657A (en) * 1989-11-09 1993-03-02 Ast Research, Inc. Microcomputer architecture utilizing an asynchronous bus between microprocessor and industry standard synchronous bus
US5761479A (en) * 1991-04-22 1998-06-02 Acer Incorporated Upgradeable/downgradeable central processing unit chip computer systems
EP0510241A3 (en) * 1991-04-22 1993-01-13 Acer Incorporated Upgradeable/downgradeable computer
EP0542087A3 (en) * 1991-11-10 1997-12-29 Hewlett-Packard Company Method and apparatus for efficient serialized transmission of handshake signal on a digital bus
US5577214A (en) * 1992-05-18 1996-11-19 Opti, Inc. Programmable hold delay
WO1994003857A1 (en) * 1992-08-10 1994-02-17 Advanced Logic Research, Inc. Computer interface for concurrently performing plural seeks on plural disk drives
US5619729A (en) * 1993-12-02 1997-04-08 Intel Corporation Power management of DMA slaves with DMA traps
US5978866A (en) * 1997-03-10 1999-11-02 Integrated Technology Express, Inc. Distributed pre-fetch buffer for multiple DMA channel device
JP3581601B2 (ja) * 1998-12-18 2004-10-27 松下電器産業株式会社 データ転送装置、データ転送システムおよび記録媒体
US7036064B1 (en) * 2000-11-13 2006-04-25 Omar Kebichi Synchronization point across different memory BIST controllers

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1485758A (en) * 1973-09-16 1977-09-14 Hawker Siddeley Dynamics Ltd Computer systems
US4047158A (en) * 1974-12-13 1977-09-06 Pertec Corporation Peripheral processing system
US4112490A (en) * 1976-11-24 1978-09-05 Intel Corporation Data transfer control apparatus and method
US4180855A (en) * 1978-04-07 1979-12-25 Gte Automatic Electric Laboratories Incorporated Direct memory access expander unit for use with a microprocessor
DE2824557C2 (de) * 1978-06-05 1983-01-20 Siemens AG, 1000 Berlin und 8000 München Anordnung in Mikroprozessoren für den Aufbau von Multiprozessor-Systemen
EP0057756B1 (de) * 1981-02-11 1985-02-20 Siemens Aktiengesellschaft Anordnung zum Datenaustausch in parallel arbeitenden Multi-Mikrorechnersystemen

Also Published As

Publication number Publication date
CA1221173A (en) 1987-04-28
ATE39581T1 (de) 1989-01-15
DE3567115D1 (en) 1989-02-02
EP0155443B1 (en) 1988-12-28
ES8606692A1 (es) 1986-04-01
HK42390A (en) 1990-06-08
ZA85183B (en) 1985-11-27
US4528626A (en) 1985-07-09
ES540493A0 (es) 1986-04-01
PH24588A (en) 1990-08-17
MX158688A (es) 1989-02-27
BR8500945A (pt) 1985-10-22
JPH0228181B2 (enExample) 1990-06-21
JPS60201464A (ja) 1985-10-11
GB8432313D0 (en) 1985-01-30
KR850007129A (ko) 1985-10-30
GB2156113A (en) 1985-10-02
EP0155443A1 (en) 1985-09-25
GB2156113B (en) 1987-03-25

Similar Documents

Publication Publication Date Title
US4528626A (en) Microcomputer system with bus control means for peripheral processing devices
US6014729A (en) Shared memory arbitration apparatus and method
US4737932A (en) Processor
US4935868A (en) Multiple port bus interface controller with slave bus
US4817037A (en) Data processing system with overlap bus cycle operations
KR970000842B1 (ko) 정보 처리 시스템 및 컴퓨터 시스템
US5283870A (en) Method and apparatus for avoiding processor deadly embrace in a multiprocessor system
KR930008039B1 (ko) 인터페이스 회로
US5925118A (en) Methods and architectures for overlapped read and write operations
US4209839A (en) Shared synchronous memory multiprocessing arrangement
JPS5853379B2 (ja) 多重処理装置マイクロコンピュ−タ
US5301281A (en) Method and apparatus for expanding a backplane interconnecting bus in a multiprocessor computer system without additional byte select signals
JPS62156752A (ja) 多重プロセツサ計算システム
US6061599A (en) Auto-configuration support for multiple processor-ready pair or FRC-master/checker pair
US6959354B2 (en) Effective bus utilization using multiple bus interface circuits and arbitration logic circuit
US5463740A (en) Data control device generating different types of bus requests and transmitting requests directly to one of a number of arbiters for obtaining access to a respective bus
JPH0520278A (ja) マイクロコンピユータ
JPS6119062B2 (enExample)
KR920002831B1 (ko) 데이타 전송 제어 시스템
US5341508A (en) Processing unit having multiple synchronous bus for sharing access and regulating system bus access to synchronous bus
US6940311B2 (en) Data transmission system
GB2119977A (en) Microcomputer systems
US7206878B2 (en) Voltage level bus protocol for transferring data
JPH0544238B2 (enExample)
KR960001270B1 (ko) 리던던시를 갖는 통신제어회로

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19841129

PA0201 Request for examination
PG1501 Laying open of application
E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 19890327

Patent event code: PE09021S01D

G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

Comment text: Decision on Publication of Application

Patent event code: PG16051S01I

Patent event date: 19890810

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19891128

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 19891212

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 19891212

End annual number: 3

Start annual number: 1

PR1001 Payment of annual fee

Payment date: 19900228

Start annual number: 4

End annual number: 6

PR1001 Payment of annual fee

Payment date: 19950823

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 19960828

Start annual number: 8

End annual number: 8

PR1001 Payment of annual fee

Payment date: 19970811

Start annual number: 9

End annual number: 9

PR1001 Payment of annual fee

Payment date: 19980827

Start annual number: 10

End annual number: 10

PR1001 Payment of annual fee

Payment date: 19990826

Start annual number: 11

End annual number: 11

PR1001 Payment of annual fee

Payment date: 20000829

Start annual number: 12

End annual number: 12

PR1001 Payment of annual fee

Payment date: 20010714

Start annual number: 13

End annual number: 13

PR1001 Payment of annual fee

Payment date: 20020830

Start annual number: 14

End annual number: 14

PR1001 Payment of annual fee

Payment date: 20030829

Start annual number: 15

End annual number: 15

FPAY Annual fee payment

Payment date: 20040720

Year of fee payment: 16

PR1001 Payment of annual fee

Payment date: 20040720

Start annual number: 16

End annual number: 16

EXPY Expiration of term
PC1801 Expiration of term