KR840008536A - 반도체장치 및 그 제조법 - Google Patents

반도체장치 및 그 제조법 Download PDF

Info

Publication number
KR840008536A
KR840008536A KR1019840002130A KR840002130A KR840008536A KR 840008536 A KR840008536 A KR 840008536A KR 1019840002130 A KR1019840002130 A KR 1019840002130A KR 840002130 A KR840002130 A KR 840002130A KR 840008536 A KR840008536 A KR 840008536A
Authority
KR
South Korea
Prior art keywords
semiconductor device
ring
protective film
resin
compound
Prior art date
Application number
KR1019840002130A
Other languages
English (en)
Inventor
마사히로(외 7) 오노
Original Assignee
미다가쓰시게
가부시기 가이샤 히다찌 세이사꾸쇼
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 미다가쓰시게, 가부시기 가이샤 히다찌 세이사꾸쇼 filed Critical 미다가쓰시게
Publication of KR840008536A publication Critical patent/KR840008536A/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/293—Organic, e.g. plastic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3135—Double encapsulation or coating and encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124—Aluminium (Al) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85909—Post-treatment of the connector or wire bonding area
    • H01L2224/8592—Applying permanent coating, e.g. protective coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01019—Potassium [K]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3025—Electromagnetic shielding

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Macromolecular Compounds Obtained By Forming Nitrogen-Containing Linkages In General (AREA)
  • Polymers With Sulfur, Phosphorus Or Metals In The Main Chain (AREA)

Abstract

내용 없음.

Description

반도체장치 및 그 제조법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도 및 제2도는 본원 발명의 일실시예에 의한 반도체 장치의 단면도.

Claims (8)

  1. 표면보호 피막을 갖는 반도체소자 및 그것을 봉지하는 수지봉지체를 포함하는 반도체장치에 있어서, 상기 보호피막이 이소엘라민환 및 멜라민환을 포함하는 폴리머인 것을 특징으로 하는 반도체장치.
  2. 상기 수지봉지체가 이소멜라민환 및 멜라민환을 포함하는 폴리머인 것을 특징으로 하는 특허청구의 범위 1기재의 반도체장치.
  3. 지지부재상에 접착제를 통해서 접합된 표면보호피막을 갖는 반도체소자 및 이것을 봉지하는 수지봉지체를 포함하는 반도체 장치에 있어서, 상기 접착제, 표면보호피막 및 수지봉지체가 이소멜라민환 및 멜라민환을 포함하는 폴리머인 것을 특징으로 하는 반도체장치.
  4. 수지봉지체로 봉지해서 이루어진 반도체 장치에 있어서 상기 봉지체가 이소멜라민환 및 멜라민환을 포함하는 폴리머인 것을 특징으로 하는 반도체장치.
  5. 반도체소자 표면에 수지를 피복하고, 또한 가열경화하여 반도체소자 표면에 보호피막을 형성하는 반도체 장치의 제조법에 있어서, 상기 수지로서 다가시아나미드화합물 또는 이것과 다른 중합성화합물을 포함하는 조성물을 예비반응시켜 얻어지는 프레폴리머를 피복하여 가열경화하는 것을 특징으로 하는 반도체장치의 제조법.
  6. 반도체소자 표면에 다가시아나미드화합물 또는 이것과 다른 중합성화합물을 포함하는 조성물을 예비반응시켜 얻어지는 프레폴리머를 피복하고, 가열경화해서 반도체소자 표면에 보호피막을 형성하며, 또한 전체를 (a) 다가시아나미드화합물 또는 이것과 다른 중합성화를 포함하는 조성물 또는 그것을 예비반응시켜서 얻어지는 프레폴리머 및 (b) 무기충전물을 포함하는 성형재료를 사용하여 모울드하여, 봉지체를 형성하는 것을 특징으로 하는 반도체장치의 제조법.
  7. 반도체소자를 (a) 다가시아나미드 화합물 또는 이것과 다른 중합성 화합물을 포함하는 조성물 또는 그것을 예비반응시커서 얻어지는 폴리머 및 (b) 무기충전제를 포함하는 성형재료를 사용하여 모울드하여 봉지체를 형성하는 것을 특징으로 하는 반도체장치의 제조법.
  8. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019840002130A 1983-04-22 1984-04-20 반도체장치 및 그 제조법 KR840008536A (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP71877 1983-04-22
JP58071877A JPS59197154A (ja) 1983-04-22 1983-04-22 半導体装置およびその製造法

Publications (1)

Publication Number Publication Date
KR840008536A true KR840008536A (ko) 1984-12-15

Family

ID=13473183

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019840002130A KR840008536A (ko) 1983-04-22 1984-04-20 반도체장치 및 그 제조법

Country Status (3)

Country Link
EP (1) EP0123262A3 (ko)
JP (1) JPS59197154A (ko)
KR (1) KR840008536A (ko)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2585006B2 (ja) * 1987-07-22 1997-02-26 東レ・ダウコーニング・シリコーン株式会社 樹脂封止型半導体装置およびその製造方法
US6833629B2 (en) * 2001-12-14 2004-12-21 National Starch And Chemical Investment Holding Corporation Dual cure B-stageable underfill for wafer level
US7329617B2 (en) * 2004-12-22 2008-02-12 Asm Assembly Automation Ltd. Coating for enhancing adhesion of molding compound to semiconductor devices
WO2020232118A1 (en) * 2019-05-15 2020-11-19 A.W. Chesterton Company High temperature protective coating

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57208163A (en) * 1981-06-17 1982-12-21 Toshiba Corp Resin-sealed electronic component part and manufacture thereof

Also Published As

Publication number Publication date
EP0123262A3 (en) 1986-10-01
EP0123262A2 (en) 1984-10-31
JPS59197154A (ja) 1984-11-08

Similar Documents

Publication Publication Date Title
KR910016067A (ko) 반도체 장치의 봉지재
ES2047107T3 (es) Procedimiento para empaquetar una cantidad medida de resina termoestable, destinada al encapsulado de un componente, empaquetado obtenido utilizando este procedimiento, procedimiento para trabajar con un molde y molde para realizar dicho procedimiento.
DE68923039D1 (de) Imitation von Steinoberflächen.
IT1012565B (it) Metodo per la produzione di compo sti di gomma e materia plastica
NO921632D0 (no) Epoksystoepemateriale for paafoering paa flater
JPS5568659A (en) Semiconductor device and manufacturing method thereof
EP0194054A3 (en) Adhesive compositions based on phenolic resins and products formed from them
EP0304959A3 (en) Finely divided silicone rubber additive material and method for producing same
KR860002139A (ko) 반도체 봉합용 에폭시수지조성물과 그것을 이용한 수지 봉합형 반도체장치
NO167399C (no) Pulverformig belegningsmiddel for formbelegning paa basis av en umettet polyesterharpiks.
EP0340580A3 (de) Verwendung von Siliconharzen als Flammschutzmittel
DE68928583D1 (de) Epoxydharzzusammensetzung für die Versiegelung von Halbleitern
JPS5690867A (en) Quick-curing adhesive composition
KR840008536A (ko) 반도체장치 및 그 제조법
KR930009003A (ko) 세라믹 코팅된 반도체 장치의 플라스틱 팩키지 및 팩키지 제조방법
NO854684L (no) Grunningsmiddel.
ES406313A1 (es) Perfeccionamientos encuerpos moldeados de vidrio, recubier-tos con peliculas multiples de proteccion.
EP0294148A3 (en) Epoxy resin composition
JPS56135584A (en) Molded sealing material
CA2000719A1 (en) Curable compositions
JP2019178209A5 (ko)
FR2368205A1 (fr) Composant electrique a boitier en matiere synthetique
DE59609983D1 (de) Dämmaterial
KR890012904A (ko) 시멘트제품의 제조방법
JPS5280780A (en) Semiconductor device

Legal Events

Date Code Title Description
A201 Request for examination
SUBM Surrender of laid-open application requested