KR20210008341A - Semiconductor devices, thermosetting resin compositions and dicing die bonding integral tapes used in their manufacturing - Google Patents

Semiconductor devices, thermosetting resin compositions and dicing die bonding integral tapes used in their manufacturing Download PDF

Info

Publication number
KR20210008341A
KR20210008341A KR1020207031519A KR20207031519A KR20210008341A KR 20210008341 A KR20210008341 A KR 20210008341A KR 1020207031519 A KR1020207031519 A KR 1020207031519A KR 20207031519 A KR20207031519 A KR 20207031519A KR 20210008341 A KR20210008341 A KR 20210008341A
Authority
KR
South Korea
Prior art keywords
thermosetting resin
resin composition
molecular weight
semiconductor element
mass
Prior art date
Application number
KR1020207031519A
Other languages
Korean (ko)
Other versions
KR102482629B1 (en
KR102482629B9 (en
Inventor
가즈히로 야마모토
Original Assignee
쇼와덴코머티리얼즈가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 쇼와덴코머티리얼즈가부시끼가이샤 filed Critical 쇼와덴코머티리얼즈가부시끼가이샤
Publication of KR20210008341A publication Critical patent/KR20210008341A/en
Application granted granted Critical
Publication of KR102482629B1 publication Critical patent/KR102482629B1/en
Publication of KR102482629B9 publication Critical patent/KR102482629B9/en

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/293Organic, e.g. plastic
    • CCHEMISTRY; METALLURGY
    • C08ORGANIC MACROMOLECULAR COMPOUNDS; THEIR PREPARATION OR CHEMICAL WORKING-UP; COMPOSITIONS BASED THEREON
    • C08LCOMPOSITIONS OF MACROMOLECULAR COMPOUNDS
    • C08L33/00Compositions of homopolymers or copolymers of compounds having one or more unsaturated aliphatic radicals, each having only one carbon-to-carbon double bond, and only one being terminated by only one carboxyl radical, or of salts, anhydrides, esters, amides, imides or nitriles thereof; Compositions of derivatives of such polymers
    • C08L33/04Homopolymers or copolymers of esters
    • CCHEMISTRY; METALLURGY
    • C08ORGANIC MACROMOLECULAR COMPOUNDS; THEIR PREPARATION OR CHEMICAL WORKING-UP; COMPOSITIONS BASED THEREON
    • C08LCOMPOSITIONS OF MACROMOLECULAR COMPOUNDS
    • C08L63/00Compositions of epoxy resins; Compositions of derivatives of epoxy resins
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561Batch processing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568Temporary substrate used as encapsulation process aid
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L21/6836Wafer tapes, e.g. grinding or dicing support tapes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3135Double encapsulation or coating and encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/27Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/10Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
    • H01L25/105Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/18Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • CCHEMISTRY; METALLURGY
    • C08ORGANIC MACROMOLECULAR COMPOUNDS; THEIR PREPARATION OR CHEMICAL WORKING-UP; COMPOSITIONS BASED THEREON
    • C08LCOMPOSITIONS OF MACROMOLECULAR COMPOUNDS
    • C08L2203/00Applications
    • C08L2203/20Applications use in electrical or conductive gadgets
    • CCHEMISTRY; METALLURGY
    • C08ORGANIC MACROMOLECULAR COMPOUNDS; THEIR PREPARATION OR CHEMICAL WORKING-UP; COMPOSITIONS BASED THEREON
    • C08LCOMPOSITIONS OF MACROMOLECULAR COMPOUNDS
    • C08L2312/00Crosslinking
    • C08L2312/04Crosslinking with phenolic resin
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68327Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27Manufacturing methods
    • H01L2224/27001Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate
    • H01L2224/27003Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate for holding or transferring the layer preform
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27Manufacturing methods
    • H01L2224/274Manufacturing methods by blanket deposition of the material of the layer connector
    • H01L2224/2743Manufacturing methods by blanket deposition of the material of the layer connector in solid form
    • H01L2224/27436Lamination of a preform, e.g. foil, sheet or layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/2919Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199Material of the matrix
    • H01L2224/2929Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298Fillers
    • H01L2224/29299Base material
    • H01L2224/29386Base material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298Fillers
    • H01L2224/29299Base material
    • H01L2224/29386Base material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2224/29387Ceramics, e.g. crystalline carbides, nitrides or oxides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32104Disposition relative to the bonding area, e.g. bond pad
    • H01L2224/32106Disposition relative to the bonding area, e.g. bond pad the layer connector connecting one bonding area to at least two respective bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32135Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/32227Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the layer connector connecting to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319Arrangement of the layer connectors prior to mounting
    • H01L2224/83191Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/832Applying energy for connecting
    • H01L2224/83201Compression bonding
    • H01L2224/83203Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/832Applying energy for connecting
    • H01L2224/83201Compression bonding
    • H01L2224/83203Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
    • H01L2224/83204Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding with a graded temperature profile
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83399Material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/8385Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83855Hardening the adhesive by curing, i.e. thermosetting
    • H01L2224/83862Heat curing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/922Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222Sequential connecting processes
    • H01L2224/92242Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93Batch processes
    • H01L2224/94Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1017All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1017All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
    • H01L2225/1029All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being a lead frame
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1047Details of electrical connections between containers
    • H01L2225/1052Wire or wire-like electrical connections
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/94Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Health & Medical Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Medicinal Chemistry (AREA)
  • Polymers & Plastics (AREA)
  • Organic Chemistry (AREA)
  • Adhesives Or Adhesive Processes (AREA)
  • Adhesive Tapes (AREA)

Abstract

본 개시에 따른 반도체 장치는, 기판과, 기판 상에 배치된 제1 반도체 소자와, 제1 반도체 소자를 밀봉하고 있는 제1 밀봉층과, 제1 밀봉층에서의 기판 측과 반대 측의 표면을 덮도록 배치되어 있으며, 제1 반도체 소자보다도 큰 면적을 갖는 제2 반도체 소자를 구비하고, 제1 밀봉층이 열경화성 수지 조성물의 경화물로 이루어지고, 열경화성 수지 조성물의 120℃에서의 용융 점도가 2500∼11500 Pa·s이다. A semiconductor device according to the present disclosure includes a substrate, a first semiconductor element disposed on the substrate, a first sealing layer sealing the first semiconductor element, and a surface opposite to the substrate side in the first sealing layer. The second semiconductor element is disposed so as to cover and has a larger area than the first semiconductor element, the first sealing layer is made of a cured product of a thermosetting resin composition, and the melt viscosity of the thermosetting resin composition at 120°C is 2500 It is ∼11500 Pa·s.

Description

반도체 장치, 그리고 그 제조에 사용하는 열경화성 수지 조성물 및 다이싱 다이 본딩 일체형 테이프Semiconductor devices, thermosetting resin compositions and dicing die bonding integral tapes used in their manufacturing

본 개시는, 반도체 장치, 그리고 그 제조에 사용하는 열경화성 수지 조성물및 다이싱 다이 본딩 일체형 테이프에 관한 것이다.The present disclosure relates to a semiconductor device, and a thermosetting resin composition and a dicing die-bonding integrated tape used in the manufacture thereof.

휴대전화 등의 디바이스의 다기능화에 따라, 반도체 소자를 다단으로 적층함으로써 고용량화한 스택드(stacked) MCP(Multi Chip Package)가 보급되고 있다. 반도체 소자의 실장에는 필름형 접착제가 널리 이용되고 있다. 필름형 접착제를 사용한 다단 적층 패키지의 일례로서 와이어 매립형 패키지를 들 수 있다. 이 패키지는, 기판 상에 와이어 본드 완료된 반도체 소자에 대하여 필름형 접착제를 압착함으로써 상기 반도체 소자 및 와이어를 필름형 접착제에 매립하는 공정을 거쳐 제조된다.BACKGROUND ART As devices such as mobile phones become more versatile, stacked multi-chip packages (MCPs) in which semiconductor elements are stacked in multiple layers to increase capacity are spreading. Film adhesives are widely used for mounting semiconductor devices. As an example of a multistage laminated package using a film adhesive, a wire-embedded package may be mentioned. This package is manufactured through a process of burying the semiconductor element and the wire in the film adhesive by pressing a film adhesive to the semiconductor element on which the wire bonding has been completed on the substrate.

상기 스택드 MCP 등의 반도체 장치에 요구되는 중요한 특성의 하나로서 접속 신뢰성을 들 수 있다. 접속 신뢰성을 향상시키기 위해서, 내열성, 내습성 및 내리플로우성(reflow resistance) 등의 특성을 고려한 필름형 접착제의 개발이 이루어지고 있다. 예컨대 특허문헌 1은 열경화성 성분과 필러를 함유하는 두께 10∼250 ㎛의 접착 시트를 개시한다. 특허문헌 2는 에폭시 수지와 페놀 수지를 포함하는 혼합물 및 아크릴 공중합체를 포함하는 접착제 조성물을 개시한다.Connection reliability is one of the important characteristics required for semiconductor devices such as the stacked MCP. In order to improve the connection reliability, development of a film adhesive in consideration of properties such as heat resistance, moisture resistance, and reflow resistance has been made. For example, Patent Document 1 discloses an adhesive sheet having a thickness of 10 to 250 µm containing a thermosetting component and a filler. Patent Document 2 discloses an adhesive composition containing an acrylic copolymer and a mixture containing an epoxy resin and a phenol resin.

반도체 장치의 접속 신뢰성은, 접착면에 공극(보이드)을 발생시키는 일 없이 반도체 소자가 실장되어 있는지 여부에 의해서도 크게 좌우된다. 이 때문에, 공극을 발생시키지 않고서 반도체 소자를 압착할 수 있도록 고유동(高流動)의 필름형 접착제를 사용하거나, 또는 발생한 공극을 반도체 소자의 밀봉 공정에서 소실시킬 수 있도록 용융 점도가 낮은 필름형 접착제를 사용하는 등의 대책이 강구되고 있다. 예컨대 특허문헌 3에는 낮은 점도이면서 또한 낮은 태크 강도의 접착 시트가 개시되어 있다. The reliability of the connection of a semiconductor device is also greatly influenced by whether or not a semiconductor element is mounted without generating voids (voids) on the adhesive surface. For this reason, a high-flow film adhesive can be used to compress the semiconductor element without generating voids, or a film adhesive having a low melt viscosity to eliminate the voids generated in the sealing process of the semiconductor element. Countermeasures such as the use of are being taken. For example, in Patent Document 3, an adhesive sheet having a low viscosity and low tack strength is disclosed.

특허문헌 1 : 국제공개 제2005/103180호 공보Patent Document 1: International Publication No. 2005/103180 특허문헌 2 : 일본 특허공개 2002-220576호 공보Patent Document 2: Japanese Patent Laid-Open No. 2002-220576 특허문헌 3 : 일본 특허공개 2009-120830호 공보Patent Document 3: Japanese Patent Laid-Open No. 2009-120830

상기 특허문헌 1 및 3의 접착 시트는, 압착 시에 와이어를 매립하기 위해서, 고유동화를 목적으로 하여 비교적 다량의 에폭시 수지를 포함하고 있다. 이 때문에, 반도체 장치 제조 공정 중에 발생하는 열에 의해 열경화가 진행되기 쉽다. 이에 따라, 접착 필름이 고탄성화하여, 바꿔 말하면, 밀봉 시의 고온고압 조건에서도 접착 시트가 변형되기 어렵게 되어, 압착 시에 형성된 공극이 최종적으로 소실되지 않는 경우가 있다. 한편, 상기 특허문헌 2의 접착제 조성물은, 탄성률이 낮기 때문에, 밀봉 공정에서 공극을 소실시킬 수 있지만, 점도가 높음에 기인하여 압착 시 에서의 와이어의 매립성이 불충분하게 되기 쉽다. The adhesive sheets of Patent Documents 1 and 3 contain a relatively large amount of epoxy resin for the purpose of high fluidization in order to embed a wire during compression bonding. For this reason, thermal curing is likely to proceed due to heat generated during the semiconductor device manufacturing process. Accordingly, the adhesive film becomes highly elastic, in other words, the adhesive sheet becomes difficult to deform even under high temperature and high pressure conditions at the time of sealing, and voids formed at the time of compression may not be finally lost. On the other hand, since the adhesive composition of Patent Literature 2 has a low elastic modulus, voids can be eliminated in the sealing step, but due to its high viscosity, the wire embedding property during crimping is likely to be insufficient.

최근, 와이어 매립형 반도체 장치의 동작 고속화가 중요시되고 있다. 종래에는 적층된 반도체 소자의 최상단에 반도체 장치의 동작을 제어하는 컨트롤러 칩이 배치되어 있었다. 동작의 고속화를 실현하기 위해서, 최하단에 컨트롤러 칩을 배치한 반도체 장치의 패키지 기술이 개발되어 있다. 이러한 패키지의 한 형태로서, 다단으로 적층한 반도체 소자 중, 2번째 단의 반도체 소자를 압착할 때에 비교적 두꺼운 필름형 접착제를 사용하고, 그 필름형 접착제의 내부에 컨트롤러 칩을 매립하는 패키지가 주목을 모으고 있다. 이러한 용도에 사용되는 필름형 접착제는, 컨트롤러 칩 및 이것과 회로 패턴을 접속하는 와이어, 그리고 기판 표면의 요철에 기인하는 단차를 매립할 수 있는 높은 유동성이 요구된다. 특허문헌 1 및 3의 접착 시트와 같은 고유동의 접착 시트를 사용함으로써 이 과제를 해결할 수 있다.In recent years, it is important to increase the operation speed of a wire-embedded semiconductor device. Conventionally, a controller chip for controlling the operation of a semiconductor device was disposed at the top of the stacked semiconductor elements. In order to realize high-speed operation, a package technology for a semiconductor device in which a controller chip is disposed at the lowest stage has been developed. As one form of such a package, a package in which a relatively thick film-type adhesive is used when pressing the second-stage semiconductor device among the semiconductor devices laminated in multiple stages, and the controller chip is embedded in the film-type adhesive, attracts attention. Are collecting. The film adhesive used in such applications is required to have high fluidity capable of filling a level difference caused by irregularities on the surface of the substrate, as well as a controller chip and a wire connecting the circuit pattern to the controller chip. This problem can be solved by using a high-flow adhesive sheet like the adhesive sheet of patent documents 1 and 3.

그러나, 특허문헌 1 및 3에 기재된 접착 시트는, 경화 전에 높은 유동성을 발현시키는 한편, 컨트롤러 칩의 매립 시에 유동한 수지가 주변의 회로를 오염시키는 경우도 있다. 더욱이, 매립 후의 열경화에 의해 접착 시트가 유동하여, 칩의 위치 어긋남이 생기거나, 매립 칩의 단부면에서 썰물이 빠지듯이 수지가 칩 내측으로 들어가, 칩 단부에서 수지가 사라지는 「싱크 마크」라고 불리는 현상이 발생하거나 한다(도 8 참조). 특히 최근 매립성 향상을 위해서 가압 조건 하에서 열경화 처리를 행하는 경우가 많다. 이와 같이 외부로부터 압력이 있는 상태에서 열이 가해지면 매립성이 향상되는 한편으로 수지가 한층 더 유동되기 쉽게 되어, 상기와 같은 문제가 발생하는 경우가 많다. However, while the adhesive sheets described in Patent Documents 1 and 3 exhibit high fluidity before curing, the resin flowing at the time of embedding the controller chip may contaminate the surrounding circuit. In addition, the adhesive sheet flows due to thermal curing after embedding, resulting in a misalignment of the chip position, or the resin enters the inside of the chip as if a tidal tide falls from the end surface of the embedding chip, and the resin disappears at the end of the chip. A phenomenon called may occur (see Fig. 8). In particular, in order to improve the embedding property in recent years, a thermosetting treatment is often performed under pressure conditions. In this way, when heat is applied under pressure from the outside, the embedding property is improved while the resin is more easily flowed, and the above-described problem is often caused.

본 개시는 우수한 접속 신뢰성을 갖는 반도체 장치를 제공하는 것을 목적으로 한다. 또한, 본 개시는 우수한 접속 신뢰성을 갖는 반도체 장치를 제조하는 데에 유용한 열경화성 수지 조성물 및 이것으로 이루어지는 접착층을 갖춘 다이싱 다이 본딩 일체형 테이프를 제공하는 것을 목적으로 한다. An object of the present disclosure is to provide a semiconductor device having excellent connection reliability. Further, it is an object of the present disclosure to provide a dicing die bonding integrated tape provided with a thermosetting resin composition useful for manufacturing a semiconductor device having excellent connection reliability and an adhesive layer made of the same.

본 발명자들은, 컨트롤러 칩이 필름형 접착제의 경화물에 매립된 양태의 패키지를 개발하기 위해서, 필름형 접착제 수지의 선정과 물성의 조정에 관해서 예의 연구를 거듭했다. 그 결과, 본 발명자들은, 필름형 접착제의 용융 점도가 매립 시의 회로 오염 및 그 후의 열 공정에서 발생하는 싱크 마크와 상관이 있다는 것을 알아냈다. In order to develop a package in which the controller chip is embedded in a cured product of a film adhesive, the present inventors have repeatedly conducted intensive studies on selection of a film adhesive resin and adjustment of physical properties. As a result, the present inventors have found that the melt viscosity of the film adhesive is correlated with the circuit contamination at the time of embedding and the sink mark generated in the subsequent thermal process.

본 개시에 따른 반도체 장치는, 기판과, 기판 상에 배치된 제1 반도체 소자와, 기판에서의 제1 반도체 소자가 배치된 영역을 덮도록 배치되어 있으며, 제1 반도체 소자를 밀봉하고 있는 제1 밀봉층과, 제1 밀봉층에서의 기판 측과 반대 측의 표면을 덮도록 배치되어 있으며, 제1 반도체 소자보다도 큰 면적을 갖는 제2 반도체 소자를 구비하고, 제1 밀봉층이 열경화성 수지 조성물의 경화물로 이루어지고, 열경화성 수지 조성물의 120℃에서의 용융 점도가 2500∼11500 Pa·s이다. The semiconductor device according to the present disclosure includes a substrate, a first semiconductor element disposed on the substrate, and a first semiconductor device that is disposed to cover a region in which the first semiconductor element is disposed, and seals the first semiconductor element. A sealing layer and a second semiconductor element having an area larger than that of the first semiconductor element and disposed so as to cover the surface of the first sealing layer opposite to the substrate side, and the first sealing layer comprised of the thermosetting resin composition. It consists of a cured product, and the melt viscosity at 120°C of the thermosetting resin composition is 2500 to 11500 Pa·s.

상기 반도체 장치는, 제1 반도체 소자(예컨대 컨트롤러 칩)가 열경화성 수지 조성물의 경화물에 매립된 양태이며, 동작의 고속화가 가능하다. 제1 밀봉층이 120℃에서의 용융 점도가 2500∼11500 Pa·s인 열경화성 수지 조성물의 경화물임으로써, 기판 또는 제1 반도체 소자와의 계면에서의 공극이 충분히 적음과 더불어, 기판의 오염 및 싱크 마크의 문제가 발생하는 것도 충분히 억제되기 때문에, 기판과 제1 반도체 소자의 우수한 접속 신뢰성을 달성할 수 있다. In the semiconductor device, a first semiconductor element (eg, a controller chip) is embedded in a cured product of a thermosetting resin composition, and the operation can be accelerated. Since the first sealing layer is a cured product of a thermosetting resin composition having a melt viscosity of 2500 to 11500 Pa·s at 120°C, the voids at the interface with the substrate or the first semiconductor element are sufficiently small, and contamination of the substrate and Since the occurrence of the problem of the sink mark is sufficiently suppressed, excellent connection reliability between the substrate and the first semiconductor element can be achieved.

본 개시에 따른 반도체 장치는, 기판의 표면에 형성된 회로 패턴과, 제1 반도체 소자와 회로 패턴을 전기적으로 접속하는 제1 와이어를 더 구비하여도 좋다. 본 개시에 따른 반도체 장치는, 제2 반도체 소자와 회로 패턴을 전기적으로 접속하는 제2 와이어와, 제2 반도체 소자 및 제2 와이어를 밀봉하고 있는 제2 밀봉층을 더 구비하여도 좋다. 본 개시에 따른 반도체 장치는, 제2 반도체 소자 상에 적층된 제3 반도체 소자를 더 구비하여도 좋다.The semiconductor device according to the present disclosure may further include a circuit pattern formed on the surface of the substrate, and a first wire electrically connecting the first semiconductor element and the circuit pattern. The semiconductor device according to the present disclosure may further include a second wire for electrically connecting the second semiconductor element and the circuit pattern, and a second sealing layer sealing the second semiconductor element and the second wire. The semiconductor device according to the present disclosure may further include a third semiconductor element stacked on the second semiconductor element.

상기 필름형 접착제를 구성하는 열경화성 수지 조성물은, 분자량 10∼1000의 저분자량 성분(예컨대 에폭시 수지)과, 분자량 10만∼100만의 고분자량 성분(예컨대 아크릴 고무)을 포함하고, 저분자량 성분의 함유량 M1이 상기 열경화성 수지 조성물에 포함되는 수지 성분의 질량 100 질량부에 대하여 23∼35 질량부이고, 고분자량 성분의 함유량 M2가 열경화성 수지 조성물에 포함되는 수지 성분의 질량 100 질량부에 대하여 25∼45 질량부인 것이 바람직하다. 이러한 조성의 열경화성 수지 조성물을 사용함으로써, 저분자량 성분이 우수한 매립성에 기여하고, 다른 한편, 고분자량 성분이 과잉 유동에 기인하는 문제의 억제에 기여한다. 열경화성 수지 조성물은, 이 열경화성 수지 조성물에 포함되는 수지 성분의 질량 100 질량부에 대하여 저분자량 성분과 고분자량 성분의 합계량(M1+M2)이 54∼76 질량부인 것이 바람직하다. The thermosetting resin composition constituting the film adhesive contains a low molecular weight component (such as an epoxy resin) having a molecular weight of 10 to 1,000, and a high molecular weight component (such as acrylic rubber) having a molecular weight of 100,000 to 1 million, and the content of the low molecular weight component M1 is 23 to 35 parts by mass based on 100 parts by mass of the resin component contained in the thermosetting resin composition, and content M2 of the high molecular weight component is 25 to 45 based on 100 parts by mass of the resin component contained in the thermosetting resin composition. It is preferable that it is a mass part. By using the thermosetting resin composition of such a composition, the low molecular weight component contributes to excellent embedding property, and on the other hand, the high molecular weight component contributes to suppression of the problem caused by excessive flow. In the thermosetting resin composition, it is preferable that the total amount (M1+M2) of the low molecular weight component and the high molecular weight component is 54 to 76 parts by mass per 100 parts by mass of the resin component contained in the thermosetting resin composition.

여기서, 열경화성 수지 조성물에 포함되는 수지 성분의 분자량(중량 평균 분자량)은, 겔 퍼미에이션 크로마토그래피(GPC)로 측정하고, 표준 폴리스티렌에 의한 검량선을 이용하여 환산한 값을 의미한다.Here, the molecular weight (weight average molecular weight) of the resin component contained in the thermosetting resin composition is measured by gel permeation chromatography (GPC), and means a value converted using a calibration curve using standard polystyrene.

기판으로서 그 표면에 회로 패턴을 갖는 것을 사용하는 경우, 본 개시에 따른 반도체 장치는, 제1 반도체 소자와 회로 패턴을 전기적으로 접속하는 제1 와이어를 더 구비하는 것이라도 좋고, 제2 반도체 소자와 회로 패턴을 전기적으로 접속하는 제2 와이어와, 제2 반도체 소자 및 제2 와이어를 밀봉하고 있는 제2 밀봉층을 더 구비하는 것이라도 좋다. When a substrate having a circuit pattern on its surface is used, the semiconductor device according to the present disclosure may further include a first wire electrically connecting the first semiconductor element and the circuit pattern, and the second semiconductor element and A second wire for electrically connecting the circuit pattern and a second sealing layer for sealing the second semiconductor element and the second wire may be further provided.

본 개시에 따른 열경화성 수지 조성물은, 이 열경화성 수지 조성물을 가열하는 경화 처리를 거쳐, 와이어의 적어도 일부 및 반도체 소자 중 적어도 한쪽이 경화 처리 후의 열경화성 수지 조성물에 매립된 상태로 하는 공정을 포함하는 반도체 장치 제조 프로세스에서 사용되는 것으로, 열경화성 수지 조성물의 120℃에서의 용융 점도가 2500∼11500 Pa·s이다. 상기 열경화성 수지 조성물에 의하면, 반도체 소자 등을 매립할 수 있는 유동성을 가짐과 더불어, 매립 시의 주변 회로의 오염 및 그 후의 열 공정(열경화성 수지 조성물의 열경화 처리)에서의 수지의 과잉 유동에 기인하는 문제를 충분히 억제할 수 있다.The thermosetting resin composition according to the present disclosure undergoes a curing treatment for heating the thermosetting resin composition, and a semiconductor device including a step in which at least one of the wires and at least one of the semiconductor elements are embedded in the thermosetting resin composition after the curing treatment. As used in the manufacturing process, the melt viscosity of the thermosetting resin composition at 120° C. is 2500 to 11500 Pa·s. According to the thermosetting resin composition, in addition to having fluidity to embed semiconductor elements, etc., it is caused by contamination of peripheral circuits during embedding and excessive flow of resin in subsequent thermal processes (thermosetting treatment of thermosetting resin composition). You can sufficiently suppress the problem that you do.

본 개시에 따른 다이싱 다이 본딩 일체형 테이프는, 점착층과 상기 열경화성 수지 조성물로 이루어지는 접착층을 구비한다. The dicing die-bonding integral tape according to the present disclosure includes an adhesive layer and an adhesive layer made of the thermosetting resin composition.

본 개시에 의하면, 우수한 접속 신뢰성을 갖는 반도체 장치가 제공됨과 더불어, 그 제조에서 사용되는 열경화성 수지 조성물 및 이것으로 이루어지는 접착층을 갖춘 다이싱 다이 본딩 일체형 테이프가 제공된다. 이 열경화성 수지 조성물은, 컨트롤러 칩 등의 반도체 소자 및 와이어의 적어도 한쪽을 매립할 수 있는 우수한 매립성을 가짐과 더불어, 매립 시의 주변 회로의 오염 및 그 후의 열 공정에서의 수지의 과잉 유동에 기인하는 문제를 충분히 억제할 수 있다. According to the present disclosure, in addition to providing a semiconductor device having excellent connection reliability, a dicing die-bonding integrated tape provided with a thermosetting resin composition used in its manufacture and an adhesive layer made of the same is provided. This thermosetting resin composition has excellent embedding ability to embed at least one of semiconductor elements such as controller chips and wires, and is caused by contamination of peripheral circuits during embedding and excessive flow of resin in subsequent thermal processes. You can sufficiently suppress the problem that you do.

도 1은 반도체 장치의 일례를 모식적으로 도시하는 단면도이다.
도 2는 필름형 접착제와 제2 반도체 소자로 이루어지는 적층체의 일례를 모식적으로 도시하는 단면도이다.
도 3은 도 1에 도시하는 반도체 장치를 제조하는 과정을 모식적으로 도시하는 단면도이다.
도 4는 도 1에 도시하는 반도체 장치를 제조하는 과정을 모식적으로 도시하는 단면도이다.
도 5는 도 1에 도시하는 반도체 장치를 제조하는 과정을 모식적으로 도시하는 단면도이다.
도 6은 도 1에 도시하는 반도체 장치를 제조하는 과정을 모식적으로 도시하는 단면도이다.
도 7(a)∼도 7(e)은 필름형 접착제와 제2 반도체 소자로 이루어지는 적층체를 제조하는 과정을 모식적으로 도시하는 단면도이다.
도 8(a)은 「싱크 마크」라고 불리는 현상이 생기지 않은 구조체의 단면을 도시하는 사진이고, 도 8(b)은 「싱크 마크」가 생긴 구조체(싱크 마크의 깊이: 140 ㎛)의 단면을 도시하는 사진이다.
도 9(a)는 보이드의 발생 유무를 평가하기 위한 구조체를 모식적으로 도시하는 단면도이고, 도 9(b)는 보이드가 발생하지 않은 구조체의 사진이고, 도 9(c)는 보이드가 발생한 구조체의 사진이다.
1 is a cross-sectional view schematically showing an example of a semiconductor device.
2 is a cross-sectional view schematically illustrating an example of a laminate comprising a film adhesive and a second semiconductor element.
3 is a cross-sectional view schematically illustrating a process of manufacturing the semiconductor device shown in FIG. 1.
4 is a cross-sectional view schematically showing a process of manufacturing the semiconductor device shown in FIG. 1.
5 is a cross-sectional view schematically showing a process of manufacturing the semiconductor device shown in FIG. 1.
6 is a cross-sectional view schematically showing a process of manufacturing the semiconductor device shown in FIG. 1.
7(a) to 7(e) are cross-sectional views schematically showing a process of manufacturing a laminate comprising a film adhesive and a second semiconductor element.
Fig. 8(a) is a photograph showing a cross section of a structure in which a phenomenon called "sink mark" has not occurred, and Fig. 8(b) is a cross section of a structure with a "sink mark" (sink mark depth: 140 µm) This is a picture shown.
FIG. 9(a) is a cross-sectional view schematically showing a structure for evaluating the occurrence of voids, FIG. 9(b) is a photograph of the structure without voids, and FIG. 9(c) is a structure with voids It's a picture.

이하, 도면을 참조하면서 본 개시의 실시형태에 관해서 상세히 설명한다. 이하의 설명에서는, 동일하거나 또는 상당하는 부분에는 동일 부호를 붙여, 중복되는 설명은 생략한다. 또한, 상하좌우 등의 위치 관계는, 달리 정의하지 않는 한, 도면에 도시하는 위치 관계에 기초한 것으로 한다. 더욱이, 도면의 치수 비율은 도시하는 비율에 한정되는 것이 아니다. 또한, 본 명세서에서의 「(메트)아크릴」이라는 기재는 「아크릴」 및 그것에 대응하는 「메타크릴」을 의미한다. Hereinafter, embodiments of the present disclosure will be described in detail with reference to the drawings. In the following description, the same or corresponding portions are denoted by the same reference numerals, and duplicate descriptions are omitted. In addition, the positional relationship, such as top, bottom, left, right, etc. is assumed to be based on the positional relationship shown in a figure, unless otherwise defined. Moreover, the dimensional ratios in the drawings are not limited to the ratios shown. In addition, the description of "(meth)acryl" in this specification means "acrylic" and "methacryl" corresponding to it.

<반도체 장치> <Semiconductor device>

도 1은 본 실시형태에 따른 반도체 장치를 모식적으로 도시하는 단면도이다. 이 도면에 도시하는 반도체 장치(100)는, 기판(10)과, 기판(10)의 표면 상에 배치된 제1 반도체 소자(Wa)와, 제1 반도체 소자(Wa)를 밀봉하고 있는 제1 밀봉층(20)과, 제1 반도체 소자(Wa)의 위쪽에 배치된 제2 반도체 소자(Wb)와, 제2 반도체 소자(Wb)를 밀봉하고 있는 제2 밀봉층(40)을 구비한다.1 is a cross-sectional view schematically showing a semiconductor device according to the present embodiment. The semiconductor device 100 shown in this figure includes a first semiconductor element Wa that seals the substrate 10, the first semiconductor element Wa disposed on the surface of the substrate 10, and the first semiconductor element Wa. A sealing layer 20, a second semiconductor element Wb disposed above the first semiconductor element Wa, and a second sealing layer 40 sealing the second semiconductor element Wb are provided.

기판(10)은 표면에 회로 패턴(10a, 10b)을 갖는다. 반도체 장치(100)의 휘어짐을 억제한다는 관점에서, 기판(10)의 두께는 예컨대 90∼180 ㎛이며, 90∼140 ㎛라도 좋다. 또한, 기판(10)은 유기 기판이라도 리드 프레임 등의 금속 기판이라도 좋다. The substrate 10 has circuit patterns 10a and 10b on its surface. From the viewpoint of suppressing the warpage of the semiconductor device 100, the thickness of the substrate 10 is, for example, 90 to 180 µm, and may be 90 to 140 µm. Further, the substrate 10 may be an organic substrate or a metal substrate such as a lead frame.

본 실시형태에 있어서, 제1 반도체 소자(Wa)는 반도체 장치(100)를 구동하기위한 컨트롤러 칩이다. 제1 반도체 소자(Wa)는, 회로 패턴(10a) 상에 접착제(15)를 통해 접착되어 있고, 또한 제1 와이어(11)를 통해 회로 패턴(10b)에 접속되어 있다. 평면에서 봤을 때의 제1 반도체 소자(Wa)의 형상은 예컨대 직사각형(정방형 또는 장방형)이다. 제1 반도체 소자(Wa)의 한 변의 길이는 예컨대 5 mm 이하이며, 2∼4 mm 또는 1∼4 mm라도 좋다. 제1 반도체 소자(Wa)의 두께는 예컨대 10∼150 ㎛이며, 20∼100 ㎛라도 좋다.In this embodiment, the first semiconductor element Wa is a controller chip for driving the semiconductor device 100. The first semiconductor element Wa is bonded to the circuit pattern 10a via an adhesive 15, and is connected to the circuit pattern 10b via the first wire 11. The shape of the first semiconductor element Wa in plan view is, for example, a rectangle (square or rectangle). The length of one side of the first semiconductor element Wa is, for example, 5 mm or less, and may be 2 to 4 mm or 1 to 4 mm. The thickness of the first semiconductor element Wa is, for example, 10 to 150 µm, and may be 20 to 100 µm.

제2 반도체 소자(Wb)는 제1 반도체 소자(Wa)보다도 큰 면적을 갖는다. 제2 반도체 소자(Wb)는, 제1 반도체 소자(Wa) 전체와 회로 패턴(10b)의 일부가 덮이도록 제1 밀봉층(20)을 통해 기판(10) 상에 탑재되어 있다. 평면에서 봤을 때의 제2 반도체 소자(Wb)의 형상은 예컨대 직사각형(정방형 또는 장방형)이다. 제2 반도체 소자(Wb)의 한 변의 길이는 예컨대 20 mm 이하이며, 4∼20 mm 또는 4∼12 mm라도 좋다. 제2 반도체 소자(Wb)의 두께는 예컨대 10∼170 ㎛이며, 20∼120 ㎛라도 좋다. 제2 반도체 소자(Wb)는, 제2 와이어(12)를 통해 회로 패턴(10b)에 접속됨과 더불어 밀봉층(25)에 의해 밀봉되어 있다.The second semiconductor element Wb has an area larger than that of the first semiconductor element Wa. The second semiconductor element Wb is mounted on the substrate 10 through the first sealing layer 20 so that the entire first semiconductor element Wa and a part of the circuit pattern 10b are covered. The shape of the second semiconductor element Wb in plan view is, for example, a rectangle (square or rectangle). The length of one side of the second semiconductor element Wb is, for example, 20 mm or less, and may be 4 to 20 mm or 4 to 12 mm. The thickness of the second semiconductor element Wb is, for example, 10 to 170 µm, and may be 20 to 120 µm. The second semiconductor element Wb is connected to the circuit pattern 10b via the second wire 12 and is sealed by the sealing layer 25.

제1 밀봉층(20)은 필름형 접착제(20P)(도 2 참조)의 경화물로 이루어진다. 또한, 도 2에 도시하는 것과 같이, 필름형 접착제(20P)와 제2 반도체 소자(Wb)는 실질적으로 동일한 사이즈이다. 도 2에 도시하는 적층체(30)는, 필름형 접착제(20P)와 제2 반도체 소자(Wb)로 이루어지며, 접착제 구비 반도체 칩이라고도 불린다. 적층체(30)는, 후술하는 것과 같이 다이싱 공정 및 픽업 공정을 거침으로써 제작된다(도 7 참조).The first sealing layer 20 is made of a cured product of a film adhesive 20P (see Fig. 2). In addition, as shown in FIG. 2, the film adhesive 20P and the 2nd semiconductor element Wb are substantially the same size. The laminated body 30 shown in FIG. 2 consists of the film adhesive 20P and the 2nd semiconductor element Wb, and is also called a semiconductor chip with adhesive. The laminated body 30 is produced by going through a dicing process and a pickup process as described later (see Fig. 7).

<반도체 장치의 제조 방법> <Method of manufacturing semiconductor device>

반도체 장치(100)의 제조 방법에 관해서 설명한다. 우선, 도 3에 도시하는 구조체(50)를 제작한다. 즉, 기판(10)의 표면 상에 접착제(15)를 통해 제1 반도체 소자(Wa)를 배치한다. 그 후, 제1 반도체 소자(Wa)와 회로 패턴(10b)을 제1 와이어(11)로 전기적으로 접속한다.A method of manufacturing the semiconductor device 100 will be described. First, the structure 50 shown in FIG. 3 is manufactured. That is, the first semiconductor device Wa is disposed on the surface of the substrate 10 through the adhesive 15. After that, the first semiconductor element Wa and the circuit pattern 10b are electrically connected with the first wire 11.

이어서, 도 3 및 도 4에 도시하는 것과 같이, 별도 준비한 적층체(30)의 필름형 접착제(20P)를 기판(10)에 대하여 압박한다. 이에 따라, 제1 반도체 소자(Wa) 및 제1 와이어(11)를 필름형 접착제(20P)에 매립한다. 필름형 접착제(20P)의 두께는, 제1 반도체 소자(Wa)의 두께 등에 따라서 적절하게 설정하면 되며, 예컨대 20∼200 ㎛의 범위면 되고, 30∼200 ㎛ 또는 40∼150 ㎛라도 좋다. 필름형 접착제(20P)의 두께를 상기 범위로 함으로써, 제1 반도체 소자(Wa)와 제2 반도체 소자(Wb)의 간격(도 5에서의 거리(G))을 충분히 확보할 수 있다. 거리(G)는 예컨대 50 ㎛ 이상인 것이 바람직하고, 50∼75 ㎛ 또는 50∼80 ㎛라도 좋다.Next, as shown in FIGS. 3 and 4, the film adhesive 20P of the laminate 30 prepared separately is pressed against the substrate 10. Accordingly, the first semiconductor element Wa and the first wire 11 are embedded in the film adhesive 20P. The thickness of the film adhesive 20P may be appropriately set according to the thickness of the first semiconductor element Wa, for example, in the range of 20 to 200 µm, and may be 30 to 200 µm or 40 to 150 µm. By setting the thickness of the film adhesive 20P to the above range, it is possible to sufficiently secure a distance (distance G in FIG. 5) between the first semiconductor element Wa and the second semiconductor element Wb. The distance G is preferably 50 μm or more, for example, and may be 50 to 75 μm or 50 to 80 μm.

필름형 접착제(20P)의 기판(10)에 대하여, 압착은 예컨대 80∼180℃, 0.01∼0.50 MPa의 조건으로 0.5∼3.0초간에 걸쳐 실시하는 것이 바람직하다. With respect to the substrate 10 of the film adhesive 20P, it is preferable to perform compression bonding for 0.5 to 3.0 seconds under conditions of, for example, 80 to 180°C and 0.01 to 0.50 MPa.

이어서, 가열에 의해서 필름형 접착제(20P)를 경화시킨다. 이 경화 처리는, 예컨대 60∼175℃, 0.01∼1.0 MPa의 조건으로 5분간 이상에 걸쳐 실시하는 것이 바람직하다. 이에 따라, 필름형 접착제(20P)의 경화물(제1 밀봉층(20))로 제1 반도체 소자(Wa)가 밀봉된다(도 6 참조). 필름형 접착제(20P)의 경화 처리는, 보이드 저감의 관점에서, 가압 분위기 하에서 실시하여도 좋다. 제2 반도체 소자(Wb)와 회로 패턴(10b)을 제2 와이어(12)로 전기적으로 접속한 후, 제2 밀봉층(40)에 의해서 제2 반도체 소자(Wb)를 밀봉함으로써 반도체 장치(100)가 완성된다(도 1 참조).Next, the film adhesive 20P is cured by heating. It is preferable to perform this hardening treatment over 5 minutes or more under conditions of 60-175 degreeC and 0.01-1.0 MPa, for example. Accordingly, the first semiconductor element Wa is sealed with the cured product (first sealing layer 20) of the film adhesive 20P (see Fig. 6). The curing treatment of the film adhesive 20P may be performed in a pressurized atmosphere from the viewpoint of reducing voids. After the second semiconductor element Wb and the circuit pattern 10b are electrically connected with the second wire 12, the second semiconductor element Wb is sealed by the second sealing layer 40 to thereby the semiconductor device 100 ) Is completed (see Fig. 1).

<접착제 구비 반도체 칩의 제작 방법> <Method of manufacturing semiconductor chip with adhesive>

도 7(a)∼도 7(e)를 참조하면서 도 2에 도시하는 적층체(30)(접착제 구비 반도체 칩)의 제작 방법의 일례에 관해서 설명한다. 우선, 다이싱 다이 본딩 일체형 테이프(8)(이하, 경우에 따라 「테이프(8)」라고 한다.)를 소정의 장치(도시 생략)에 배치한다. 테이프(8)는 기재층(1)과 점착층(2)과 접착층(20A)을 이 순서로 구비한다. 기재층(1)은 예컨대 폴리에틸렌테레프탈레이트 필름(PET 필름)이다. 반도체 웨이퍼(W)는 예컨대 두께 10∼100 ㎛의 박형 반도체 웨이퍼이다. 반도체 웨이퍼(W)는 단결정 실리콘이라도 좋고, 다결정 실리콘, 각종 세라믹, 갈륨비소 등의 화합물 반도체라도 좋다.An example of a method of manufacturing the laminate 30 (semiconductor chip with adhesive) shown in FIG. 2 will be described with reference to FIGS. 7A to 7E. First, a dicing die bonding integrated tape 8 (hereinafter, referred to as "tape 8" in some cases) is placed in a predetermined apparatus (not shown). The tape 8 includes a base layer 1, an adhesive layer 2, and an adhesive layer 20A in this order. The base layer 1 is, for example, a polyethylene terephthalate film (PET film). The semiconductor wafer W is, for example, a thin semiconductor wafer having a thickness of 10 to 100 µm. The semiconductor wafer W may be single crystal silicon, polycrystalline silicon, various ceramics, or compound semiconductors such as gallium arsenide.

도 7(a) 및 도 7(b)에 도시하는 것과 같이, 반도체 웨이퍼(W)의 한쪽의 면에 접착층(20A)이 접하도록 테이프(8)를 붙인다. 이 공정은, 바람직하게는 50∼100℃, 보다 바람직하게는 60∼80℃의 온도 조건 하에서 실시한다. 온도가 50℃ 이상이면, 반도체 웨이퍼(W)를 접착층(20A)과의 양호한 밀착성을 얻을 수 있고, 100℃ 이하이면, 이 공정에서 접착층(20A)이 과도하게 유동하는 것이 억제된다. As shown in Figs. 7(a) and 7(b), a tape 8 is affixed to one side of the semiconductor wafer W so that the adhesive layer 20A contacts. This step is preferably carried out under a temperature condition of 50 to 100°C, more preferably 60 to 80°C. When the temperature is 50°C or higher, good adhesion of the semiconductor wafer W to the adhesive layer 20A can be obtained, and when the temperature is 100°C or less, excessive flow of the adhesive layer 20A in this step is suppressed.

도 7(c)에 도시하는 것과 같이, 반도체 웨이퍼(W), 점착층(2) 및 접착층(20A)을 다이싱한다. 이에 따라, 반도체 웨이퍼(W)가 개편화(個片化)되어 반도체 소자(Wb)가 된다. 접착층(20A)도 개편화되어 필름형 접착제(20P)가 된다. 다이싱 방법으로서는 회전날 또는 레이저를 이용하는 방법을 들 수 있다. 또한, 반도체 웨이퍼(W)의 다이싱에 앞서서 반도체 웨이퍼(W)를 연삭함으로써 박막화하여도 좋다.As shown in Fig. 7(c), the semiconductor wafer W, the adhesive layer 2, and the adhesive layer 20A are diced. Accordingly, the semiconductor wafer W is divided into pieces to form a semiconductor element Wb. The adhesive layer 20A is also divided into pieces to form a film adhesive 20P. As a dicing method, a method using a rotating blade or a laser is exemplified. Further, prior to dicing the semiconductor wafer W, the semiconductor wafer W may be ground to form a thin film.

이어서, 점착층(2)이 예컨대 UV 경화형인 경우, 도 7(d)에 도시하는 것과 같이, 점착층(2)에 대하여 자외선을 조사함으로써 점착층(2)을 경화시켜, 점착층(2)과 필름형 접착제(20P) 사이의 점착력을 저하시킨다. 자외선 조사 후, 도 7(e)에 도시하는 것과 같이, 상온 또는 냉각 조건 하에서 기재층(1)을 익스팬드함으로써 반도체 소자(Wa)를 상호 이격시키면서 니들(42)로 쳐올려 점착층(2)으로부터 적층체(30)의 필름형 접착제(20P)를 박리시킴과 더불어, 적층체(30)를 흡인 콜릿(44)으로 흡인하여 픽업한다. 이와 같이 하여 얻어진 적층체(30)는, 도 3에 도시하는 구조체(50)의 제조에 제공된다.Next, when the adhesive layer 2 is, for example, a UV curable type, as shown in Fig. 7(d), the adhesive layer 2 is cured by irradiating the adhesive layer 2 with ultraviolet rays to cure the adhesive layer 2 And the adhesive force between the film adhesive 20P is lowered. After UV irradiation, as shown in Fig. 7(e), by expanding the base layer 1 under room temperature or cooling conditions, the semiconductor elements Wa are lifted up with a needle 42 while spaced apart from each other, and the adhesive layer 2 The film adhesive 20P of the laminated body 30 is peeled off from, and the laminated body 30 is sucked by the suction collet 44 and picked up. The laminated body 30 obtained in this way is provided for manufacture of the structure 50 shown in FIG.

<열경화성 수지 조성물> <Thermosetting resin composition>

필름형 접착제(20P)를 구성하는 열경화성 수지 조성물에 관해서 설명한다. 또한, 필름형 접착제(20P)는 접착층(20A)을 개편화한 것이며, 양자는 동일한 열경화성 수지 조성물로 이루어진다. 이 열경화성 수지 조성물은, 예컨대 반경화(B 스테이지) 상태를 거치고, 그 후의 경화 처리에 의해서 완전 경화물(C 스테이지) 상태로 될 수 있는 것이다.The thermosetting resin composition constituting the film adhesive 20P will be described. In addition, the film adhesive 20P is obtained by separating the adhesive layer 20A, and both are made of the same thermosetting resin composition. This thermosetting resin composition can be in a state of a completely cured product (C stage) by, for example, a semi-cured (B stage) state and then cured.

열경화성 수지 조성물은 이하의 성분을 포함하는 것이 바람직하다. It is preferable that the thermosetting resin composition contains the following components.

(a) 열경화성 수지(이하, 단순히 「(a) 성분」이라고 하는 경우가 있다.) (a) Thermosetting resin (hereinafter, simply referred to as "component (a)" in some cases.)

(b) 고분자량 성분(이하, 단순히 「(b) 성분」이라고 하는 경우가 있다.) (b) High molecular weight component (hereinafter, simply referred to as "(b) component" in some cases.)

(c) 무기 필러(이하, 단순히 「(c) 성분」이라고 하는 경우가 있다.) (c) Inorganic filler (hereinafter, simply referred to as "component (c)" in some cases.)

또한, 본 실시형태에서는, (a) 열경화성 수지가 에폭시 수지를 포함하는 경우, 에폭시 수지(이하, 단순히 「(a1) 성분」이라고 하는 경우가 있다.)가 「저분자량 성분」에 해당한다. 이 경우, (a) 열경화성 수지는, 에폭시 수지의 경화제로 될 수 있는 페놀 수지(이하, 단순히 「(a2) 성분」이라고 하는 경우가 있다.)를 포함하는 것이 바람직하다. In addition, in this embodiment, when (a) thermosetting resin contains an epoxy resin, epoxy resin (hereinafter, simply referred to as "component (a1)" in some cases) corresponds to "low molecular weight component". In this case, (a) the thermosetting resin preferably contains a phenol resin (hereinafter, simply referred to as "component (a2)" in some cases) that can serve as a curing agent for an epoxy resin.

열경화성 수지 조성물은 이하의 성분을 더 포함하여도 좋다. The thermosetting resin composition may further contain the following components.

(d) 커플링제(이하, 단순히 「(d) 성분」이라고 하는 경우가 있다.) (d) Coupling agent (hereinafter, simply referred to as "component (d)" in some cases.)

(e) 경화촉진제(이하, 단순히 「(e) 성분」이라고 하는 경우가 있다.) (e) Hardening accelerator (hereinafter, simply referred to as "(e) component" in some cases.)

상기 열경화성 수지 조성물은, 분자량 10∼1000의 저분자량 성분((a1) 성분)과 분자량 10만∼100만의 고분자량 성분((b) 성분) 양쪽을 포함하는 것이 바람직하다. 이들 성분을 병용함으로써, 저분자량 성분이 우수한 매립성에 기여하고, 다른 한편, 고분자량 성분이 과잉 유동에 기인하는 문제의 억제에 기여한다. The thermosetting resin composition preferably contains both a low molecular weight component (component (a1)) having a molecular weight of 10 to 1000 and a high molecular weight component (component (b)) having a molecular weight of 100,000 to 1,000,000. By using these components together, the low molecular weight component contributes to excellent embedding property, and on the other hand, the high molecular weight component contributes to suppression of the problem caused by excessive flow.

저분자량 성분의 함유량 M1은, 열경화성 수지 조성물에 포함되는 수지 성분의 질량 100 질량부에 대하여 23∼35 질량부인 것이 바람직하고, 25∼35 질량부인 것이 보다 바람직하다. 저분자량 성분의 함유량 M1이 23 질량부 이상임으로써 우수한 매립성을 달성하기 쉽고, 다른 한편, 35 질량부 이하임으로써 우수한 픽업성을 달성하기 쉽다고 하는 효과가 발휘된다. 또한, 저분자량 성분의 연화점은 50℃ 이하인 것이 바람직하며, 예컨대 10∼30℃라도 좋다. The content M1 of the low molecular weight component is preferably 23 to 35 parts by mass, and more preferably 25 to 35 parts by mass with respect to 100 parts by mass of the resin component contained in the thermosetting resin composition. When the content M1 of the low molecular weight component is 23 parts by mass or more, it is easy to achieve excellent embedding properties, and on the other hand, when the content M1 is 35 parts by mass or less, the effect that excellent pick-up properties are easily achieved is exhibited. Further, the softening point of the low molecular weight component is preferably 50°C or less, and may be, for example, 10 to 30°C.

고분자량 성분의 함유량 M2는, 열경화성 수지 조성물에 포함되는 수지 성분의 질량 100 질량부에 대하여 25∼45 질량부인 것이 바람직하고, 30∼40 질량부인 것이 보다 바람직하다. 고분자량 성분의 함유량 M2가 25 질량부 이상임으로써, 과잉 유동에 기인하는 문제(기판의 오염, 싱크 마크 및 휘어짐 등)를 억제하기 쉽고, 다른 한편, 45 질량부 이하임으로써, 우수한 매립성을 달성하기 쉽다고 하는 효과가 발휘된다. 또한, 고분자량 성분의 연화점은 50℃를 넘고 100℃ 이하인 것이 바람직하다. The content M2 of the high molecular weight component is preferably 25 to 45 parts by mass, and more preferably 30 to 40 parts by mass with respect to 100 parts by mass of the resin component contained in the thermosetting resin composition. When the content M2 of the high molecular weight component is 25 parts by mass or more, it is easy to suppress problems caused by excessive flow (contamination of the substrate, sink marks, warping, etc.), and on the other hand, it is 45 parts by mass or less, thereby achieving excellent embedding The effect that it is easy to do is exhibited. In addition, it is preferable that the softening point of the high molecular weight component exceeds 50°C and is 100°C or less.

열경화성 수지 조성물에 포함되는 수지 성분의 질량 100 질량부에 대하여, 저분자량 성분과 고분자량 성분의 합계량(M1+M2)은 54∼76 질량부인 것이 바람직하고, 55∼75 질량부인 것이 보다 바람직하다. 이 합계량이 54 질량부 이상임으로써 이들 성분을 병용한 효과가 충분히 발휘되는 경향이 있고, 다른 한편, 76 질량부 이하임으로써 우수한 픽업성을 달성하기 쉽다고 하는 효과가 발휘된다. 또한, 열경화성 수지 조성물에 포함되는 수지 성분이며, 저분자량 성분 및 고분자량 성분 이외의 것으로서는 주로 분자량이 1001∼9만9000인 열경화성 수지 등을 들 수 있다.With respect to 100 parts by mass of the resin component contained in the thermosetting resin composition, the total amount (M1 + M2) of the low molecular weight component and the high molecular weight component is preferably 54 to 76 parts by mass, more preferably 55 to 75 parts by mass. When this total amount is 54 parts by mass or more, the effect of using these components together tends to be sufficiently exhibited, and on the other hand, when the total amount is 76 parts by mass or less, the effect that excellent pick-up properties are easily achieved is exhibited. Moreover, it is a resin component contained in a thermosetting resin composition, and as a thing other than a low molecular weight component and a high molecular weight component, the thermosetting resin etc. which are mainly 1001-99,000 molecular weights are mentioned.

열경화성 수지 조성물의 120℃에서의 용융 점도는, 접속 신뢰성의 관점에서 2500∼11500 Pa·s이다. 이 용융 점도가 2500 Pa·s 이상임으로써, 압착 처리 시 등에서의 기판(10)의 오염 및 싱크 마크 문제의 발생을 충분히 억제할 수 있다. 예컨대 제2 반도체 소자(Wb)와 기판(10) 사이에 열경화성 수지 조성물의 경화물이 존재하지 않는 영역(싱크 마크)이 있으면, 그 영역에 제2 밀봉층(40)용의 밀봉재가 침입하고, 이에 따라 제2 반도체 소자(Wb)가 박리되기 쉽게 된다고 하는 문제점이 생기기 쉽다. 열경화성 수지 조성물의 120℃에서의 용융 점도가 11500 Pa·s 이하임으로써, 기판(10) 또는 제1 반도체 소자(Wa)와의 계면에서의 공극을 충분히 적게 할 수 있다. 이 용융 점도는 바람직하게는 5000∼11000 Pa·s이며, 보다 바람직하게는 5000∼10000 Pa·s이고, 더욱 바람직하게는 5000∼9000 Pa·s이다. 또한, 용융 점도는 ARES(TA Instruments사 제조)를 이용하여 필름형으로 성형한 열경화성 수지 조성물에 5%의 변형을 부여하면서 5℃/분의 승온 속도로 승온시키면서 측정한 경우의 측정치를 의미한다. The melt viscosity at 120° C. of the thermosetting resin composition is 2500 to 11500 Pa·s from the viewpoint of connection reliability. When this melt viscosity is 2500 Pa·s or more, it is possible to sufficiently suppress contamination of the substrate 10 and the occurrence of sink mark problems during the pressing treatment or the like. For example, if there is a region (sink mark) between the second semiconductor element Wb and the substrate 10 in which the cured product of the thermosetting resin composition does not exist, the sealing material for the second sealing layer 40 penetrates into the region, Accordingly, the problem that the second semiconductor element Wb is easily peeled is likely to occur. When the melt viscosity of the thermosetting resin composition at 120° C. is 11500 Pa·s or less, the voids at the interface with the substrate 10 or the first semiconductor element Wa can be sufficiently reduced. This melt viscosity is preferably 5000 to 11000 Pa·s, more preferably 5000 to 10000 Pa·s, and still more preferably 5000 to 9000 Pa·s. In addition, the melt viscosity refers to a measured value when measured while increasing the temperature at a heating rate of 5°C/min while applying 5% strain to a thermosetting resin composition molded into a film using ARES (manufactured by TA Instruments).

열경화성 수지 조성물의 100℃에서의 용융 점도는, 접속 신뢰성의 관점에서, 3500∼13500 Pa·s인 것이 바람직하다. 이 용융 점도가 3500 Pa·s 이상임으로써, 압착 처리 시 등에서의 기판(10)의 오염 및 싱크 마크 문제의 발생을 충분히 억제할 수 있다. 다른 한편, 이 용융 점도가 13500 Pa·s 이하임으로써, 기판(10) 또는 제1 반도체 소자(Wa)와의 계면에서의 공극을 충분히 적게 할 수 있다. 이 용융 점도는 바람직하게는 5500∼10500 Pa·s이다. 열경화성 수지 조성물의 100℃ 및 120℃에서의 용융 점도를 상기 범위 내로 하기 위해서는, (a) 열경화성 수지, (b) 고분자량 성분 및 (c) 무기 필러의 양을 적절하게 조정하면 된다.From the viewpoint of connection reliability, the melt viscosity of the thermosetting resin composition at 100°C is preferably 3500 to 13500 Pa·s. When this melt viscosity is 3500 Pa·s or more, it is possible to sufficiently suppress contamination of the substrate 10 and the occurrence of sink mark problems during the pressing treatment or the like. On the other hand, when this melt viscosity is 13500 Pa·s or less, the voids at the interface with the substrate 10 or the first semiconductor element Wa can be sufficiently reduced. This melt viscosity is preferably 5500 to 10500 Pa·s. In order to make the melt viscosity of the thermosetting resin composition at 100°C and 120°C within the above range, the amounts of (a) thermosetting resin, (b) high molecular weight component, and (c) inorganic filler may be appropriately adjusted.

도 9(a)는 투명한 기판(10)과, 그 위의 제1 반도체 소자(Wa)와, 제1 밀봉층(20)(필름형 접착제(20P)의 경화물)과, 그 위의 제2 반도체 소자(Wb)를 구비하는 구조체이다. 도 9(b) 및 도 9(c)는 투명한 기판(10)의 이면 측(도 9(a)에서의 화살표 방향)에서 촬영한 사진이다. 도 9(b)에 도시하는 구조체에서는, 필름형 접착제의 매립성이 충분하여, 보이드가 발생하지 않았다. 이에 대하여, 도 9(c)에 도시하는 구조체에서는, 필름형 접착제의 매립성이 불충분하여, 보이드(V)가 발생했다.9(a) shows a transparent substrate 10, a first semiconductor element Wa thereon, a first sealing layer 20 (a cured product of the film adhesive 20P), and a second thereon. It is a structure including the semiconductor element Wb. 9(b) and 9(c) are photographs taken from the back side of the transparent substrate 10 (in the direction of the arrow in FIG. 9(a)). In the structure shown in Fig. 9(b), the embedding property of the film adhesive was sufficient and no voids occurred. In contrast, in the structure shown in Fig. 9(c), the embedding property of the film adhesive was insufficient, and voids V were generated.

열경화성 수지 조성물의 경화물(C 스테이지)의 180℃에서의 저장탄성률은, 접속 신뢰성의 관점에서, 10MPa 이상인 것이 바람직하고, 25 MPa 이상인 것이 보다 바람직하고, 50 MPa 이상 또는 100 MPa 이상이라도 좋다. 또한, 이 저장탄성률의 상한치는 예컨대 600 MPa이며, 500 MPa라도 좋다. 열경화성 수지 조성물의 경화물의 180℃에서의 저장탄성률은, 필름형 접착제를 175℃의 온도 조건으로 경화시킨 것을 시료로 하여, 동적 점탄성 장치를 사용하여 측정할 수 있다.The storage modulus at 180°C of the cured product (C stage) of the thermosetting resin composition is preferably 10 MPa or more, more preferably 25 MPa or more, and may be 50 MPa or more or 100 MPa or more from the viewpoint of connection reliability. Further, the upper limit of this storage modulus is, for example, 600 MPa, and may be 500 MPa. The storage modulus of the cured product of the thermosetting resin composition at 180°C can be measured using a dynamic viscoelastic device using a sample obtained by curing a film adhesive under a temperature condition of 175°C.

<(a) 열경화성 수지> <(a) thermosetting resin>

(a1) 성분은 분자 내에 에폭시기를 갖는 것이라면 특별히 제한없이 이용할 수 있다. (a1) 성분으로서는, 예컨대 비스페놀A형 에폭시 수지, 비스페놀F형 에폭시 수지, 비스페놀S형 에폭시 수지, 페놀노볼락형 에폭시 수지, 크레졸노볼락형 에폭시 수지, 비스페놀A노볼락형 에폭시 수지, 비스페놀F노볼락형 에폭시 수지, 디시클로펜타디엔 골격 함유 에폭시 수지, 스틸벤형 에폭시 수지, 트리아진 골격 함유 에폭시 수지, 플루오렌 골격 함유 에폭시 수지, 트리페놀페놀메탄형 에폭시 수지, 비페닐형 에폭시 수지, 크실렌형 에폭시 수지, 비페닐아랄킬형 에폭시 수지, 나프탈렌형 에폭시 수지, 다작용 페놀류, 안트라센 등의 다환 방향족류의 디글리시딜에테르 화합물 등을 들 수 있다. 이들은 1종을 단독으로 또는 2종 이상을 조합하여 이용하여도 좋다. 이들 중에서도 (a1) 성분은, 내열성의 관점에서, 크레졸노볼락형 에폭시 수지, 비스페놀F형 에폭시 수지 또는 비스페놀A형 에폭시 수지라도 좋다. The component (a1) can be used without particular limitation as long as it has an epoxy group in its molecule. As the component (a1), for example, bisphenol A type epoxy resin, bisphenol F type epoxy resin, bisphenol S type epoxy resin, phenol novolak type epoxy resin, cresol novolak type epoxy resin, bisphenol A novolak type epoxy resin, bisphenol F no Rock-type epoxy resin, dicyclopentadiene skeleton-containing epoxy resin, stilbene-type epoxy resin, triazine skeleton-containing epoxy resin, fluorene skeleton-containing epoxy resin, triphenolphenolmethane-type epoxy resin, biphenyl-type epoxy resin, xylene-type epoxy Diglycidyl ether compounds of polycyclic aromatics such as resin, biphenylaralkyl type epoxy resin, naphthalene type epoxy resin, polyfunctional phenols, and anthracene. These may be used alone or in combination of two or more. Among these, the component (a1) may be a cresol novolak type epoxy resin, a bisphenol F type epoxy resin, or a bisphenol A type epoxy resin from the viewpoint of heat resistance.

(a1) 성분의 에폭시 당량은 90∼300 g/eq, 110∼290 g/eq, 또는 130∼280 g/eq라도 좋다. (a1) 성분의 에폭시 당량이 이러한 범위에 있으면, 필름형 접착제의 벌크 강도를 유지하면서 유동성을 확보할 수 있는 경향이 있다. The epoxy equivalent of the component (a1) may be 90 to 300 g/eq, 110 to 290 g/eq, or 130 to 280 g/eq. When the epoxy equivalent of the component (a1) is in such a range, there is a tendency that fluidity can be secured while maintaining the bulk strength of the film adhesive.

(a1) 성분의 함유량은, (a) 성분, (b) 성분 및 (c) 성분의 총 질량 100 질량부에 대하여 5∼50 질량부, 10∼40 질량부 또는 20∼30 질량부라도 좋다. (a1) 성분의 함유량이 5 질량부 이상이면, 필름형 접착제의 매립성이 보다 양호하게 되는 경향이 있다. (a1) 성분의 함유량이 50 질량부 이하이면, 블리드의 발생을 보다 억제할 수 있는 경향이 있다. The content of the component (a1) may be 5 to 50 parts by mass, 10 to 40 parts by mass, or 20 to 30 parts by mass based on 100 parts by mass of the total mass of the component (a), the component (b) and the component (c). When the content of the component (a1) is 5 parts by mass or more, there is a tendency for the embedding property of the film adhesive to be more favorable. When the content of the component (a1) is 50 parts by mass or less, there is a tendency that the occurrence of bleed can be more suppressed.

(a2) 성분은 분자 내에 페놀성 수산기를 갖는 것이라면 특별히 제한없이 이용할 수 있다. (a2) 성분으로서는, 예컨대 페놀, 크레졸, 레조르신, 카테콜, 비스페놀A, 비스페놀F, 페닐페놀, 아미노페놀 등의 페놀류 및/또는 α-나프톨, β-나프톨, 디히드록시나프탈렌 등의 나프톨류와 포름알데히드 등의 알데히드기를 갖는 화합물을 산성 촉매 하에서 축합 또는 공축합하여 얻어지는 노볼락형 페놀 수지, 알릴화비스페놀A, 알릴화비스페놀F, 알릴화나프탈렌디올, 페놀노볼락, 페놀 등의 페놀류 및/또는 나프톨류와 디메톡시파라크실렌 또는 비스(메톡시메틸)비페닐로부터 합성되는 페놀아랄킬 수지, 나프톨아랄킬 수지 등을 들 수 있다. 이들은 1종을 단독으로 또는 2종 이상을 조합하여 이용하여도 좋다. 이들 중에서도 (a2) 성분은, 흡습성 및 내열성의 관점에서, 페놀아랄킬 수지, 나프톨아랄킬 수지 또는 노볼락형 페놀 수지라도 좋다.The component (a2) can be used without particular limitation as long as it has a phenolic hydroxyl group in its molecule. (a2) As the component, for example, phenols, such as phenol, cresol, resorcin, catechol, bisphenol A, bisphenol F, phenylphenol, and aminophenol, and/or naphthols such as α-naphthol, β-naphthol, and dihydroxynaphthalene. And phenols such as novolak-type phenol resin, allylated bisphenol A, allylated bisphenol F, allylated naphthalenediol, phenol novolac, phenol, etc. obtained by condensing or co-condensing a compound having an aldehyde group such as formaldehyde and/or Phenol aralkyl resin, naphthol aralkyl resin, and the like synthesized from naphthol and dimethoxyparaxylene or bis(methoxymethyl)biphenyl. These may be used alone or in combination of two or more. Among these, the component (a2) may be a phenol aralkyl resin, a naphthol aralkyl resin, or a novolac-type phenol resin from the viewpoint of hygroscopicity and heat resistance.

(a2) 성분의 수산기 당량은, 80∼250 g/eq, 90∼200 g/eq 또는 100∼180 g/eq라도 좋다. (a2) 성분의 수산기 당량이 이러한 범위에 있으면, 필름형 접착제의 유동성을 유지하면서 접착력을 보다 높게 유지할 수 있는 경향이 있다.The hydroxyl group equivalent of the component (a2) may be 80 to 250 g/eq, 90 to 200 g/eq, or 100 to 180 g/eq. When the hydroxyl equivalent of the component (a2) is in such a range, there is a tendency that the adhesive force can be maintained higher while maintaining the fluidity of the film adhesive.

(a2) 성분의 연화점은 50∼140℃, 55∼120℃ 또는 60∼100℃라도 좋다.The softening point of the component (a2) may be 50 to 140°C, 55 to 120°C, or 60 to 100°C.

(a2) 성분의 함유량은, (a) 성분, (b) 성분 및 (c) 성분의 총 질량 100 질량부에 대하여 5∼50 질량부, 10∼40 질량부 또는 20∼30 질량부라도 좋다. (a2) 성분의 함유량이 5 질량부 이상이면, 보다 양호한 경화성을 얻을 수 있는 경향이 있다. (a2) 성분의 함유량이 50 질량부 이하이면, 필름형 접착제의 매립성이 보다 양호하게 되는 경향이 있다. The content of the component (a2) may be 5 to 50 parts by mass, 10 to 40 parts by mass, or 20 to 30 parts by mass based on 100 parts by mass of the total mass of the component (a), the component (b) and the component (c). When the content of the component (a2) is 5 parts by mass or more, there is a tendency that better curability can be obtained. When the content of the component (a2) is 50 parts by mass or less, there is a tendency for the embedding property of the film adhesive to be more favorable.

(a1) 성분의 에폭시 당량과 (a2) 성분의 수산기 당량의 비((a1) 성분의 에폭시 당량/(a2) 성분의 수산기 당량)은, 경화성의 관점에서, 0.30/0.70∼0.70/0.30, 0.35/0.65∼0.65/0.35, 0.40/0.60∼0.60/0.40 또는 0.45/0.55∼0.55/0.45라도 좋다. 상기 당량비가 0.30/0.70 이상이면, 보다 충분한 경화성을 얻을 수 있는 경향이 있다. 상기 당량비가 0.70/0.30 이하이면, 점도가 지나치게 높아지는 것을 막을 수 있어, 보다 충분한 유동성을 얻을 수 있다.The ratio of the epoxy equivalent of the component (a1) and the equivalent of the hydroxyl group of the component (a2) (the epoxy equivalent of the component (a1) / the equivalent of the hydroxyl group of the component (a2)) is from the viewpoint of curability, from 0.30/0.70 to 0.70/0.30, 0.35 /0.65 to 0.65/0.35, 0.40/0.60 to 0.60/0.40 or 0.45/0.55 to 0.55/0.45 may be used. When the above equivalent ratio is 0.30/0.70 or more, there is a tendency that more sufficient curability can be obtained. When the above equivalent ratio is 0.70/0.30 or less, it is possible to prevent the viscosity from becoming too high, so that more sufficient fluidity can be obtained.

<(b) 고분자량 성분> <(b) high molecular weight component>

(b) 성분은 유리 전이 온도(Tg)가 50℃ 이하인 것이 바람직하다.It is preferable that the component (b) has a glass transition temperature (Tg) of 50°C or less.

(b) 성분으로서는, 예컨대 아크릴 수지, 폴리에스테르 수지, 폴리아미드 수지, 폴리이미드 수지, 실리콘 수지, 부타디엔 수지, 아크릴로니트릴 수지 및 이들의 변성체 등을 들 수 있다. Examples of the component (b) include acrylic resins, polyester resins, polyamide resins, polyimide resins, silicone resins, butadiene resins, acrylonitrile resins, and modified products thereof.

(b) 성분은, 유동성의 관점에서 아크릴 수지를 포함하고 있어도 좋다. 여기서, 아크릴 수지란, (메트)아크릴산에스테르에서 유래하는 구성 단위를 포함하는 폴리머를 의미한다. 아크릴 수지는, 구성 단위로서, 에폭시기, 알코올성 또는 페놀성 수산기, 카르복실기 등의 가교성 작용기를 갖는 (메트)아크릴산에스테르에서 유래하는 구성 단위를 포함하는 폴리머인 것이 바람직하다. 또한, 아크릴 수지는 (메트)아크릴산에스테르와 아크릴니트릴의 공중합체 등의 아크릴 고무라도 좋다. The component (b) may contain an acrylic resin from the viewpoint of fluidity. Here, the acrylic resin means a polymer containing a structural unit derived from a (meth)acrylic acid ester. The acrylic resin is preferably a polymer containing, as a structural unit, a structural unit derived from a (meth)acrylic acid ester having a crosslinkable functional group such as an epoxy group, an alcoholic or phenolic hydroxyl group, or a carboxyl group. Further, the acrylic resin may be an acrylic rubber such as a copolymer of (meth)acrylic acid ester and acrylnitrile.

아크릴 수지의 유리 전이 온도(Tg)는 -50∼50℃ 또는 -30∼30℃라도 좋다. 아크릴 수지의 Tg가 -50℃ 이상이면, 접착제 조성물의 유연성이 지나치게 높아지는 것을 막을 수 있는 경향이 있다. 이에 따라, 웨이퍼 다이싱 시에 필름형 접착제를 절단하기 쉽게 되어, 버어의 발생을 막을 수 있게 된다. 아크릴 수지의 Tg가 50℃ 이하이면, 접착제 조성물의 유연성 저하를 억제할 수 있는 경향이 있다. 이로써, 필름형 접착제를 웨이퍼에 붙일 때에 보이드를 충분히 매립하기 쉽게 되는 경향이 있다. 또한, 웨이퍼의 밀착성 저하에 의한 다이싱 시의 치핑을 막을 수 있게 된다. 여기서, 유리 전이 온도(Tg)는 DSC(열시차 주사 열량계)(예컨대 가부시키가이샤리가크 제조 「Thermo Plus 2」)를 이용하여 측정한 값을 의미한다.The glass transition temperature (Tg) of the acrylic resin may be -50 to 50°C or -30 to 30°C. When the Tg of the acrylic resin is -50° C. or higher, there is a tendency that the flexibility of the adhesive composition can be prevented from becoming too high. Accordingly, it becomes easy to cut the film adhesive during wafer dicing, thereby preventing the occurrence of burrs. When the Tg of the acrylic resin is 50° C. or less, there is a tendency that the decrease in flexibility of the adhesive composition can be suppressed. Thereby, when the film adhesive is attached to the wafer, it tends to be easy to sufficiently fill the void. In addition, chipping during dicing due to a decrease in the adhesion of the wafer can be prevented. Here, the glass transition temperature (Tg) means a value measured using a DSC (thermal differential scanning calorimeter) (for example, "Thermo Plus 2" manufactured by Co., Ltd.).

아크릴 수지의 중량 평균 분자량(Mw)은 10만∼300만 또는 50만∼200만이라도 좋다. 아크릴 수지의 Mw가 이러한 범위에 있으면, 필름 형성성, 필름형에서의 강도, 가요성, 태크성 등을 적절하게 제어할 수 있음과 더불어 리플로우성이 우수하여, 매립성을 향상할 수 있다. 여기서, Mw는 겔 퍼미에이션 크로마토그래피(GPC)로 측정하고, 표준 폴리스티렌에 의한 검량선을 이용하여 환산한 값을 의미한다. The weight average molecular weight (Mw) of the acrylic resin may be 100,000 to 3 million or 500,000 to 2 million. When the Mw of the acrylic resin is in such a range, it is possible to appropriately control the film formability, the strength in the film form, flexibility, tackiness, and the like, and the reflow property is excellent, and the embedding property can be improved. Here, Mw means a value measured by gel permeation chromatography (GPC) and converted using a calibration curve using standard polystyrene.

아크릴 수지의 시판 제품으로서는, 예컨대 SG-70L, SG-708-6, WS-023 EK30, SG-280 EK23, HTR-860P-3CSP, HTR-860P-3CSP-3DB(모두 나가세켐텍스가부시키가이샤 제조)를 들 수 있다.Commercially available products of acrylic resin include, for example, SG-70L, SG-708-6, WS-023 EK30, SG-280 EK23, HTR-860P-3CSP, HTR-860P-3CSP-3DB (all are Nagase Chemtex Co., Ltd. Manufacturing).

(b) 성분의 함유량은, (a) 성분, (b) 성분 및 (c) 성분의 총 질량 100 질량부에 대하여 5∼70 질량부, 10∼50 질량부 또는 15∼30 질량부라도 좋다. (b) 성분의 함유량이 5 질량부 이상이면, 성형 시의 유동성 제어 및 고온에서의 취급성을 한층 더 양호하게 할 수 있다. (b) 성분의 함유량이 70 질량부 이하이면, 매립성을 한층 더 양호하게 할 수 있다. The content of the component (b) may be 5 to 70 parts by mass, 10 to 50 parts by mass, or 15 to 30 parts by mass based on 100 parts by mass of the total mass of the component (a), the component (b) and the component (c). When the content of the component (b) is 5 parts by mass or more, the flowability control during molding and the handling at high temperatures can be further improved. When the content of the component (b) is 70 parts by mass or less, the embedding property can be further improved.

<(c) 무기 필러> <(c) inorganic filler>

(c) 성분으로서는, 예컨대 수산화알루미늄, 수산화마그네슘, 탄산칼슘, 탄산마그네슘, 규산칼슘, 규산마그네슘, 산화칼슘, 산화마그네슘, 산화알루미늄, 질화알루미늄, 붕산알루미늄 위스커, 질화붕소, 실리카 등을 들 수 있다. 이들은 1종을 단독으로 또는 2종 이상을 조합하여 이용하여도 좋다. 이들 중에서도 (c) 성분은, 수지와의 상용성의 관점에서 실리카라도 좋다. Examples of the component (c) include aluminum hydroxide, magnesium hydroxide, calcium carbonate, magnesium carbonate, calcium silicate, magnesium silicate, calcium oxide, magnesium oxide, aluminum oxide, aluminum nitride, aluminum borate whisker, boron nitride, silica, and the like. . These may be used alone or in combination of two or more. Among these, the component (c) may be silica from the viewpoint of compatibility with resin.

(c) 성분의 평균 입경은, 접착성 향상의 관점에서, 0.005∼1 ㎛ 또는 0.05∼0.5 ㎛라도 좋다. 여기서, 평균 입경은 BET 비표면적으로부터 환산함으로써 구해지는 값을 의미한다.The average particle diameter of the component (c) may be 0.005 to 1 µm or 0.05 to 0.5 µm from the viewpoint of improving adhesion. Here, the average particle diameter means a value obtained by converting from the BET specific surface area.

(c) 성분의 함유량은, (a) 성분, (b) 성분 및 (c) 성분의 총 질량 100 질량부에 대하여 5∼50 질량부, 15∼45 질량부 또는 25∼40 질량부라도 좋다. (c) 성분의 함유량이 5 질량부 이상이면, 필름형 접착제의 유동성이 보다 향상되는 경향이 있다. (c) 성분의 함유량이 50 질량부 이하이면, 필름형 접착제의 다이싱성이 보다 양호하게 되는 경향이 있다. The content of the component (c) may be 5 to 50 parts by mass, 15 to 45 parts by mass, or 25 to 40 parts by mass based on 100 parts by mass of the total mass of the component (a), the component (b) and the component (c). When the content of the component (c) is 5 parts by mass or more, the fluidity of the film adhesive tends to be more improved. When the content of the component (c) is 50 parts by mass or less, the dicing property of the film adhesive tends to be more favorable.

<(d) 커플링제> <(d) coupling agent>

(d) 성분은 실란커플링제라도 좋다. 실란커플링제로서는, 예컨대 γ-우레이도프로필트리에톡시실란, γ-머캅토프로필트리메톡시실란, 3-페닐아미노프로필트리메톡시실란, 3-(2-아미노에틸)아미노프로필트리메톡시실란 등을 들 수 있다. 이들은 1종을 단독으로 또는 2종 이상을 조합하여 이용하여도 좋다. The component (d) may be a silane coupling agent. Examples of the silane coupling agent include γ-ureidopropyltriethoxysilane, γ-mercaptopropyltrimethoxysilane, 3-phenylaminopropyltrimethoxysilane, and 3-(2-aminoethyl)aminopropyltrimethoxysilane. And the like. These may be used alone or in combination of two or more.

(d) 성분의 함유량은, (a) 성분, (b) 성분 및 (c) 성분의 총 질량 100 질량부에 대하여 0.01∼5 질량부라도 좋다.The content of the component (d) may be 0.01 to 5 parts by mass based on 100 parts by mass of the total mass of the component (a), the component (b) and the component (c).

<(e) 경화촉진제> <(e) hardening accelerator>

(e) 성분은 특별히 한정되지 않으며, 일반적으로 사용되는 것을 이용할 수 있다. (e) 성분으로서는, 예컨대 이미다졸류 및 그 유도체, 유기 인계 화합물, 제2급 아민류, 제3급 아민류, 제4급 암모늄염 등을 들 수 있다. 이들은 1종을 단독으로 또는 2종 이상을 조합하여 이용하여도 좋다. 이들 중에서도 반응성의 관점에서 (e) 성분은 이미다졸류 및 그 유도체라도 좋다. The component (e) is not particularly limited, and those generally used may be used. Examples of the component (e) include imidazoles and derivatives thereof, organophosphorus compounds, secondary amines, tertiary amines, and quaternary ammonium salts. These may be used alone or in combination of two or more. Among these, from the viewpoint of reactivity, the component (e) may be imidazoles and derivatives thereof.

이미다졸류로서는, 예컨대 2-메틸이미다졸, 1-벤질-2-메틸이미다졸, 1-시아노에틸-2-페닐이미다졸, 1-시아노에틸-2-메틸이미다졸 등을 들 수 있다. 이들은 1종을 단독으로 또는 2종 이상을 조합하여 이용하여도 좋다.Examples of imidazoles include 2-methylimidazole, 1-benzyl-2-methylimidazole, 1-cyanoethyl-2-phenylimidazole, 1-cyanoethyl-2-methylimidazole, etc. Can be mentioned. These may be used alone or in combination of two or more.

(e) 성분의 함유량은, (a) 성분, (b) 성분 및 (c) 성분의 총 질량 100 질량부에 대하여 0.01∼1 질량부라도 좋다.The content of the component (e) may be 0.01 to 1 part by mass based on 100 parts by mass of the total mass of the component (a), the component (b) and the component (c).

[다이싱 다이 본딩 일체형 테이프 및 그 제조 방법] [Dicing die bonding integrated tape and its manufacturing method]

도 7(a)에 도시하는 다이싱 다이 본딩 일체형 테이프(8) 및 그 제조 방법에 관해서 설명한다. 테이프(8)의 제조 방법은, 용제를 함유하는 접착제 조성물의 바니시를 기재 필름(도시 생략) 상에 도포하는 공정과, 도포된 바니시를 50∼150℃에서 가열 건조함으로써 접착층(20A)을 형성하는 공정을 포함한다.The dicing die bonding integrated tape 8 shown in Fig. 7(a) and its manufacturing method will be described. The manufacturing method of the tape 8 includes a step of applying a varnish of an adhesive composition containing a solvent onto a base film (not shown), and forming the adhesive layer 20A by heating and drying the applied varnish at 50 to 150°C. Including the process.

접착제 조성물의 바니시는, 예컨대 (a)∼(c) 성분, 필요에 따라서 (d) 성분및 (e) 성분을, 용제 내에서 혼합 또는 혼련함으로써 조제할 수 있다. 혼합 또는 혼련은, 통상의 교반기, 레이커, 3본롤, 볼밀 등의 분산기를 이용하고, 이들을 적절하게 조합하여 행할 수 있다. The varnish of the adhesive composition can be prepared, for example, by mixing or kneading components (a) to (c), and if necessary, components (d) and (e) in a solvent. Mixing or kneading can be performed by using a conventional stirrer, a raker, a dispersing machine such as a three roll or a ball mill, and appropriately combining them.

바니시를 제작하기 위한 용제는, 상기 각 성분을 균일하게 용해, 혼련 또는 분산할 수 있는 것이라면 제한은 없고, 종래 공지된 것을 사용할 수 있다. 이러한 용제로서는, 예컨대 아세톤, 메틸에틸케톤, 메틸이소부틸케톤, 시클로헥사논 등의 케톤계 용매, 디메틸포름아미드, 디메틸아세트아미드, N메틸피롤리돈, 톨루엔, 크실렌 등을 들 수 있다. 건조 속도가 빠르고, 가격이 저렴하다는 점에서 메틸에틸케톤, 시클로헥사논 등을 사용하는 것이 바람직하다.The solvent for producing the varnish is not limited as long as it is capable of uniformly dissolving, kneading or dispersing the respective components, and a conventionally known solvent may be used. Examples of such solvents include ketone solvents such as acetone, methyl ethyl ketone, methyl isobutyl ketone, and cyclohexanone, dimethylformamide, dimethylacetamide, Nmethylpyrrolidone, toluene, xylene, and the like. It is preferable to use methyl ethyl ketone, cyclohexanone, or the like from the viewpoint of fast drying speed and low price.

기재 필름으로서는 특별히 제한은 없으며, 예컨대 폴리에스테르 필름, 폴리 프로필렌 필름(OPP 필름 등), 폴리에틸렌테레프탈레이트 필름, 폴리이미드 필름, 폴리에테르이미드 필름, 폴리에테르나프탈레이트 필름, 메틸펜텐 필름 등을 들 수 있다.There is no restriction|limiting in particular as a base film, For example, a polyester film, a polypropylene film (OPP film, etc.), a polyethylene terephthalate film, a polyimide film, a polyetherimide film, a polyether naphthalate film, a methylpentene film, etc. are mentioned. .

기재 필름에 바니시를 도포하는 방법으로서는 공지된 방법을 이용할 수 있으며, 예컨대 나이프코트법, 롤코트법, 스프레이코트법, 그라비아코트법, 바코트법, 커튼코트법 등을 들 수 있다. 가열 건조의 조건은, 사용한 용제가 충분히 휘산되는 조건이라면 특별히 제한은 없지만, 예컨대 50∼150℃에서 1∼30분간 가열하여 행할 수 있다. 가열 건조는, 50∼150℃ 범위 내의 온도에서 단계적으로 승온시켜 행하여도 좋다. 바니시에 포함되는 용제를 가열 건조에 의해서 휘발시킴으로써 기재 필름과 접착층(20A)의 적층 필름을 얻을 수 있다.As a method of applying the varnish to the base film, a known method can be used, for example, a knife coating method, a roll coating method, a spray coating method, a gravure coating method, a bar coating method, a curtain coating method, and the like. The conditions for heating and drying are not particularly limited as long as the solvent used is sufficiently evaporated, but may be performed by heating at 50 to 150°C for 1 to 30 minutes, for example. Heat drying may be performed by raising the temperature step by step at a temperature within the range of 50 to 150°C. The laminated film of the base film and the adhesive layer 20A can be obtained by volatilizing the solvent contained in the varnish by heat drying.

상기한 것과 같이 하여 얻은 적층 필름과 다이싱 테이프(기재층(1)과 점착층(2)의 적층체)를 맞붙임으로써 테이프(8)를 얻을 수 있다. 기재층(1)으로서는, 예컨대 폴리테트라플루오로에틸렌 필름, 폴리에틸렌테레프탈레이트 필름, 폴리에틸렌 필름, 폴리프로필렌 필름, 폴리메틸펜텐 필름, 폴리이미드 필름 등의 플라스틱 필름 등을 들 수 있다. 또한, 기재층(1)은, 필요에 따라서 프라이머 도포, UV 처리, 코로나 방전 처리, 연마 처리, 에칭 처리 등의 표면 처리가 실시되어 있어도 좋다. 점착층(2)은 UV 경화형이라도 좋고, 감압형이라도 좋다. 테이프(8)는 점착층(2)을 덮는 보호 필름(도시 생략)를 더 구비한 것이라도 좋다.The tape 8 can be obtained by bonding the laminated film obtained as described above and a dicing tape (a laminate of the base layer 1 and the adhesive layer 2). As the base material layer 1, plastic films, such as a polytetrafluoroethylene film, a polyethylene terephthalate film, a polyethylene film, a polypropylene film, a polymethylpentene film, and a polyimide film, etc. are mentioned, for example. Further, the substrate layer 1 may be subjected to surface treatment such as primer coating, UV treatment, corona discharge treatment, polishing treatment, and etching treatment as necessary. The adhesive layer 2 may be of a UV curable type or a pressure sensitive type. The tape 8 may further include a protective film (not shown) covering the adhesive layer 2.

이상, 본 개시의 실시형태에 관해서 상세히 설명했지만, 본 발명은 상기 실시형태에 한정되는 것은 아니다. 예컨대 상기 실시형태에서는, 2개의 반도체 소자(Wa, Wb)가 적층된 양태의 패키지를 예시했지만, 제2 반도체 소자(Wb)의 위쪽에 제3 반도체 소자가 적층되어 있어도 좋고, 그 위쪽에 추가로 하나 또는 복수의 반도체 소자가 적층되어 있어도 좋다. As mentioned above, although the embodiment of this disclosure was demonstrated in detail, this invention is not limited to the said embodiment. For example, in the above embodiment, a package in which two semiconductor elements Wa and Wb are stacked is illustrated, but a third semiconductor element may be stacked above the second semiconductor element Wb, and further One or a plurality of semiconductor elements may be stacked.

실시예Example

이하, 실시예를 들어 본 개시에 관해서 보다 구체적으로 설명한다. 단, 본 발명은 이하의 실시예에 한정되는 것이 아니다. Hereinafter, the present disclosure will be described in more detail with reference to examples. However, the present invention is not limited to the following examples.

(실시예 1∼6 및 비교예 1, 2) (Examples 1 to 6 and Comparative Examples 1 and 2)

표 1 및 표 2에 나타내는 성분을 포함하는 바니시(계 6종류)를 다음과 같이 하여 조제했다. 즉, 열경화성 수지로서의 에폭시 수지 및 페놀 수지와 무기 필러를 포함하는 조성물에 시클로헥사논을 가하여 교반했다. 이것에 고분자량 성분으로서의 아크릴 고무를 가하여 교반한 후, 커플링제와 경화촉진제를 또 가하여, 각 성분이 충분히 균일하게 될 때까지 교반함으로써 바니시를 얻었다.Varnishes (6 types in total) containing the components shown in Table 1 and Table 2 were prepared as follows. That is, cyclohexanone was added and stirred to a composition containing an epoxy resin as a thermosetting resin, a phenol resin, and an inorganic filler. After adding and stirring acrylic rubber as a high molecular weight component to this, a coupling agent and a curing accelerator were further added and stirred until each component became sufficiently uniform to obtain a varnish.

표 1 및 표 2에 기재한 성분은 다음과 같다. The components listed in Table 1 and Table 2 are as follows.

(에폭시 수지) (Epoxy resin)

·YDF-8170C(상품명): 도토가세이(주) 제조, 비스페놀F형 에폭시 수지, 에폭시 당량 159, 상온에서 액체, 연화점 10∼30℃, 분자량 100∼1000(저분자량 성분) YDF-8170C (brand name): manufactured by Toto Kasei Co., Ltd., bisphenol F type epoxy resin, epoxy equivalent 159, liquid at room temperature, softening point 10 to 30°C, molecular weight 100 to 1000 (low molecular weight component)

·YDCN-700-10(상품명): 도토가세이(주) 제조, 크레졸노볼락형 에폭시 수지, 에폭시 당량 210, 연화점 75∼85℃), 분자량 1000 초과YDCN-700-10 (brand name): manufactured by Totokasei Co., Ltd., cresol novolak type epoxy resin, epoxy equivalent 210, softening point 75-85℃), molecular weight exceeding 1000

(페놀 수지) (Phenolic resin)

·미렉스 XLC-LL(상품명): 미츠이카가쿠(주) 제조, 페놀 수지, 수산기 당량 175, 연화점 77℃, 분자량 1000 초과Mirex XLC-LL (brand name): manufactured by Mitsui Chemicals Co., Ltd., phenolic resin, hydroxyl equivalent weight 175, softening point 77℃, molecular weight exceeding 1000

(아크릴 고무) (Acrylic rubber)

·HTR-860P-3CSP: 나가세켐텍스(주) 제조, 중량 평균 분자량 80만(고분자량 성분) HTR-860P-3CSP: manufactured by Nagase Chemtex Co., Ltd., a weight average molecular weight of 800,000 (high molecular weight component)

(무기 필러) (Inorganic filler)

·SC2050-HLG(상품명): 아드마텍스(주) 제조, 실리카 필러 분산액, 평균 입경 0.50 ㎛ SC2050-HLG (brand name): manufactured by Admatex Co., Ltd., silica filler dispersion, average particle diameter 0.50 µm

(경화촉진제) (Hardening accelerator)

·큐아졸 2PZ-CN(상품명): 시코쿠가세이고교(주) 제조, 1-시아노에틸-2-페닐이미다졸 Qazole 2PZ-CN (trade name): manufactured by Shikoku Chemical Industry Co., Ltd., 1-cyanoethyl-2-phenylimidazole

상기 성분을 포함하는 바니시를 100 메쉬의 필터로 여과하여 진공 탈포했다. 진공 탈포 후의 바니시를, 이형 처리를 실시한 폴리에틸렌레이트(PET) 필름(두께 38 ㎛) 상에 도포했다. 도포한 바니시를, 90℃에서 5분간, 이어서 140℃에서 5분간의 2단계로 가열 건조했다. 이렇게 해서, 기재 필름으로서의 PET 필름 상에, B 스테이지 상태에 있는 필름형 접착제(두께 60 ㎛)를 구비한 접착 시트를 얻었다. The varnish containing the above components was filtered through a 100 mesh filter and vacuum defoamed. The varnish after vacuum defoaming was applied onto a polyethylenerate (PET) film (38 µm in thickness) subjected to a release treatment. The applied varnish was heated and dried at 90°C for 5 minutes and then at 140°C for 5 minutes in two steps. In this way, on the PET film as a base film, an adhesive sheet provided with a film adhesive (60 µm in thickness) in a B stage state was obtained.

(필름형 접착제의 용융 점도의 측정) (Measurement of melt viscosity of film adhesive)

필름형 접착제의 100℃ 및 120℃에서의 용융 점도는 다음 방법으로 측정했다. 즉, 두께 60 ㎛의 필름형 접착제를 5장 적층함으로써 두께를 300 ㎛로 하고, 이것을 10 mm×10 mm의 사이즈로 펀칭함으로써 측정용의 시료를 얻었다. 동적 점탄성 장치 ARES(TA Instruments사 제조)에 직경 8 mm의 원형 알루미늄 플레이트 지그를 셋트하고, 또 여기에 상기 시료를 셋트했다. 그 후, 35℃에서 5%의 변형을 부여하면서 5℃/분의 승온 속도로 130℃까지 승온시키면서 측정하여, 100℃ 및 120℃일 때의 용융 점도의 값을 기록했다. 표 1 및 표 2에 결과를 나타낸다.The melt viscosity at 100°C and 120°C of the film adhesive was measured by the following method. That is, by laminating five film adhesives having a thickness of 60 µm, the thickness was set to 300 µm, and a sample for measurement was obtained by punching this to a size of 10 mm×10 mm. A circular aluminum plate jig having a diameter of 8 mm was set in a dynamic viscoelastic device ARES (manufactured by TA Instruments), and the sample was set thereto. Thereafter, it was measured while raising the temperature to 130°C at a temperature increase rate of 5°C/min while applying 5% strain at 35°C, and the values of the melt viscosity at 100°C and 120°C were recorded. The results are shown in Tables 1 and 2.

(필름형 접착제의 경화물의 탄성률 측정) (Measurement of elastic modulus of cured product of film adhesive)

필름형 접착제의 경화물(175℃의 온도 조건으로 경화시킨 것)의 180℃에서의 탄성률을 측정했다. 측정에는 동적 점탄성 장치(제품명: Rheogel-E4000, 가부시키가이샤유비엠 제조)를 사용하고, 시료에 대하여 인장 하중을 걸어, 주파수 10 Hz, 3℃/분의 승온 속도로 300℃까지 승온시켜, 180℃에서의 탄성률을 측정했다. 표 1 및 표 2에 결과를 나타낸다.The elastic modulus at 180° C. of the cured product of the film adhesive (cured under a temperature condition of 175° C.) was measured. For the measurement, a dynamic viscoelastic device (product name: Rheogel-E4000, manufactured by UBM Co., Ltd.) was used, a tensile load was applied to the sample, and the temperature was raised to 300°C at a temperature increase rate of 10 Hz and 3°C/min. The elastic modulus at °C was measured. The results are shown in Tables 1 and 2.

Figure pct00001
Figure pct00001

Figure pct00002
Figure pct00002

<필름형 접착제의 평가> <Evaluation of film adhesive>

필름형 접착제에 대해서 이하의 항목에 관해서 평가했다.About the film adhesive, the following items were evaluated.

[매립성] [Reclamation]

필름형 접착제의 매립성을 다음 방법에 의해 평가했다. The embedding property of the film adhesive was evaluated by the following method.

(제1 반도체 소자와 필름형 접착제로 이루어지는 적층체의 제작) (Preparation of a laminate consisting of a first semiconductor element and a film adhesive)

반도체 웨이퍼(직경: 8 인치, 두께: 50 ㎛)에 다이싱 다이 본딩 일체형 필름 HR-9004-10(히타치가세이(주) 제조, 접착층의 두께 10 ㎛, 점착층의 두께 110 ㎛)을 붙였다. 이것을 다이싱함으로써 제1 반도체 소자(컨트롤러 칩, 사이즈: 3.0 mm×3.0 mm)와 필름형 접착제로 이루어지는 제1 적층체를 얻었다. A dicing die-bonding integral film HR-9004-10 (manufactured by Hitachi Kasei Co., Ltd., an adhesive layer thickness of 10 μm, an adhesive layer thickness of 110 μm) was attached to a semiconductor wafer (diameter: 8 inches, thickness: 50 μm). By dicing this, a first laminate made of a first semiconductor element (controller chip, size: 3.0 mm x 3.0 mm) and a film adhesive was obtained.

(제2 반도체 소자와 필름형 접착제로 이루어지는 적층체의 제작) (Production of a laminate consisting of a second semiconductor element and a film adhesive)

실시예 및 비교예에 따른 각 필름형 접착제(두께 120 ㎛)와 다이싱용 점착 필름을 포함하는 다이싱 다이 본딩 일체형 필름을 제작했다. 이것을 반도체 웨이퍼(직경: 8 인치, 두께: 30 ㎛)에 붙였다. 이것을 다이싱함으로써 제2 반도체 소자(사이즈: 7.5 mm×7.5 mm)와 필름형 접착제로 이루어지는 제2 적층체를 얻었다. A dicing die-bonding integrated film including each film adhesive (120 µm thick) and an adhesive film for dicing according to Examples and Comparative Examples was prepared. This was attached to a semiconductor wafer (diameter: 8 inches, thickness: 30 µm). By dicing this, a second laminate made of a second semiconductor element (size: 7.5 mm x 7.5 mm) and a film adhesive was obtained.

(제1 및 제2 반도체 소자의 접착) (Adhesion of the first and second semiconductor elements)

제1 및 제2 반도체 소자를 압착하기 위한 기판(표면의 요철: 최대 6 ㎛)을 준비했다. 이 기판에 필름형 접착제를 통해 제1 반도체 소자를 120℃, 0.20 MPa, 2초간의 조건으로 압착한 후, 120℃에서 2시간에 걸쳐 가열함으로써 필름형 접착제를 반경화시켰다. A substrate (surface irregularities: up to 6 µm) for pressing the first and second semiconductor elements was prepared. The first semiconductor element was press-bonded to the substrate through a film adhesive under conditions of 120°C, 0.20 MPa for 2 seconds, and then heated at 120°C for 2 hours to semi-cure the film adhesive.

이어서, 제1 반도체 소자를 덮도록 평가 대상의 필름형 접착제를 통해 제2 반도체 소자를 120℃, 0.20 MPa, 2초간의 조건으로 압착했다. 이때, 앞서 압착된 제1 반도체 소자와 제2 반도체 소자의 중심 위치가 평면에서 봤을 때 일치하도록 위치맞춤을 했다. Next, the second semiconductor element was press-bonded under the conditions of 120°C, 0.20 MPa, and 2 seconds through a film adhesive to be evaluated so as to cover the first semiconductor element. At this time, the position was aligned so that the center positions of the first and second semiconductor elements that had been crimped previously matched when viewed from the top.

상기한 것과 같이 하여 얻은 구조체를 가압 오븐에 투입하여, 35℃에서부터 3℃/분의 승온 속도로 140℃까지 승온시켜, 140℃에서 30분 가열했다. 가열 처리 후의 구조체를 초음파 영상 장치 SAT((주)히타치파워솔루션즈 제조, 품번 FS200II, 프로브: 25 MHz)로 분석함으로써 매립성을 확인했다. 이하의 기준으로 평가했다. 표 3 및 표 4에 결과를 나타낸다. The structure obtained as described above was put into a pressurized oven, heated from 35° C. to 140° C. at a rate of 3° C./min, and heated at 140° C. for 30 minutes. The structure after heat treatment was analyzed with an ultrasonic imaging device SAT (manufactured by Hitachi Power Solutions, part number FS200II, probe: 25 MHz) to confirm embedding. It evaluated based on the following criteria. The results are shown in Tables 3 and 4.

A: 소정 단면에서의 보이드의 면적 비율이 5% 미만. A: The area ratio of voids in a predetermined cross section is less than 5%.

B: 소정 단면에서의 보이드의 면적 비율이 5% 이상. B: The area ratio of voids in a predetermined cross section is 5% or more.

[패키지 오염 및 싱크 마크 발생의 유무] [Package contamination and presence or absence of sink mark]

매립성의 평가에 제공한 구조체의 상부 및 측면을 현미경으로 관찰함으로써 오염의 유무 및 싱크 마크 발생의 유무를 확인했다. 싱크 마크가 발생한 시료에 관해서는 싱크 마크의 깊이(기점: 제2 반도체 소자의 단부)를 측정했다. 표 3 및 표 4에 결과를 나타낸다.The presence or absence of contamination and occurrence of sink marks were confirmed by observing the upper and side surfaces of the structure provided for the evaluation of the embedding property under a microscope. For the sample in which the sink mark occurred, the depth of the sink mark (start point: the end of the second semiconductor element) was measured. The results are shown in Tables 3 and 4.

[접착 강도의 측정] [Measurement of adhesive strength]

필름형 접착제의 경화물의 다이 쉐어 강도(접착 강도)를 다음 방법에 의해 측정했다. 우선, 실시예 및 비교예에 따른 각 필름형 접착제(두께 120 ㎛)를 반도체 웨이퍼(두께 400 ㎛)에 70℃에서 붙였다. 이것을 다이싱함으로써 반도체 소자(사이즈: 5 mm×5 mm)와 필름형 접착제로 이루어지는 적층체를 얻었다. 다른 한편, 표면에 솔더 레지스트 잉크(AUS308)를 도포한 기판을 준비했다. 이 표면에 필름형 접착제를 통해 반도체 소자를 120℃, 0.1 MPa, 5초간의 조건으로 압착했다. 그 후, 이것을 110℃에서 1시간에 걸쳐 가열 처리한 후, 또 170℃에서 3시간에 걸쳐 가열함으로써, 필름형 접착제를 경화시켜 측정용의 시료를 얻었다. 이 시료를 85℃, 60 RH% 조건 하에 168시간 방치했다. 그 후, 시료를 25℃, 50% RH 조건 하에서 30분간 방치하고 나서 250℃에서 다이 쉐어 강도를 측정하여, 이것을 접착 강도로 했다. 다이 쉐어 강도의 측정에는 Dage사 제조의 만능 본드 테스터 시리즈 4000을 사용했다. 표 3 및 표 4에 결과를 나타낸다.The die share strength (adhesion strength) of the cured product of the film adhesive was measured by the following method. First, each of the film adhesives (thickness 120 µm) according to Examples and Comparative Examples was applied to a semiconductor wafer (thickness 400 µm) at 70°C. By dicing this, a laminate composed of a semiconductor element (size: 5 mm x 5 mm) and a film adhesive was obtained. On the other hand, a substrate coated with solder resist ink (AUS308) on the surface was prepared. The semiconductor element was pressed onto this surface through a film adhesive under conditions of 120°C, 0.1 MPa, and 5 seconds. Thereafter, this was subjected to a heat treatment at 110° C. for 1 hour, and then heated at 170° C. for 3 hours to cure the film adhesive to obtain a sample for measurement. This sample was allowed to stand for 168 hours at 85°C and 60 RH%. Thereafter, the sample was allowed to stand for 30 minutes under the conditions of 25°C and 50% RH, and then the die-shear strength was measured at 250°C, and this was used as the adhesive strength. For the measurement of the die share strength, a universal bond tester series 4000 manufactured by Dage Corporation was used. The results are shown in Tables 3 and 4.

[내리플로우성의 평가] [Evaluation of reflow resistance]

필름형 접착제의 내리플로우성을 다음 방법에 의해 평가했다. 우선, 매립성의 평가에 제공한 구조체와 같은 식의 구조체를 제작했다. 구조체의 제2 반도체 소자를 몰드용 밀봉재(히타치가세이(주) 제조, 상품명 「CEL-9750 ZHF10)로 밀봉함으로써 평가용의 패키지를 얻었다. 또한, 수지 밀봉의 조건은 175℃/6.7 MPa/90초로 하고, 경화 조건은 175℃, 5시간으로 했다. The reflow property of the film adhesive was evaluated by the following method. First, a structure having the same formula as the structure used for evaluating the embedding property was produced. A package for evaluation was obtained by sealing the second semiconductor element of the structure with a mold sealing material (manufactured by Hitachi Kasei Co., Ltd., brand name "CEL-9750 ZHF10). In addition, the resin sealing conditions were 175°C/6.7 MPa/90 seconds, and the curing conditions were 175°C and 5 hours.

상기 패키지를 24개 준비하여, 이들을 JEDEC에서 정한 환경 하(레벨 3, 30℃, 60 RH%, 192시간)에 노출시켜 흡습하게 했다. 이어서, IR 리플로우로(reflow furnace)(260℃, 최고 온도 265℃)에 흡습 후의 패키지를 3회 통과시켰다. 이하의 기준으로 평가했다. 표 3 및 표 4에 결과를 나타낸다.24 packages were prepared, and these were exposed to the environment specified by JEDEC (level 3, 30° C., 60 RH%, 192 hours) to give moisture absorption. Subsequently, the moisture-absorbed package was passed through an IR reflow furnace (260°C, maximum temperature of 265°C) three times. It evaluated based on the following criteria. The results are shown in Tables 3 and 4.

A: 패키지의 파손, 두께의 변화, 필름형 접착제와 반도체 소자의 계면에서의 박리 등이 24개의 패키지 중 1개도 관찰되지 않았다. A: Damage of the package, change in thickness, peeling at the interface between the film adhesive and the semiconductor element, etc. were not observed in one of the 24 packages.

B: 패키지의 파손, 두께의 변화, 필름형 접착제와 반도체 소자의 계면에서의 박리 등이 24개의 패키지 중 적어도 1개 관찰되었다.B: At least one of 24 packages was observed, such as breakage of the package, change in thickness, and peeling at the interface between the film adhesive and the semiconductor element.

Figure pct00003
Figure pct00003

Figure pct00004
Figure pct00004

표 3 및 표 4에 나타낸 결과로부터 분명한 것과 같이, 실시예 1∼5의 필름형 접착제는, 비교예 1∼3의 필름형 접착제와 비교하여, 가압 오븐에 의한 처리 후에 있어서, 매립성이 우수함과 더불어 패키지 오염 및 싱크 마크의 발생을 억제할 수 있다는 것이 확인되었다. As is clear from the results shown in Tables 3 and 4, the film adhesives of Examples 1 to 5 are superior to the film adhesives of Comparative Examples 1 to 3 after treatment with a pressure oven, and In addition, it was confirmed that contamination of the package and occurrence of sink marks can be suppressed.

본 개시에 의하면, 컨트롤러 칩 등의 반도체 소자 및 와이어의 적어도 한쪽을 매립할 수 있는 유동성을 가지면서, 매립 시의 주변 회로의 오염, 그 후의 열 공정에서의 수지의 과잉 유동에 기인하는 문제를 충분히 억제할 수 있는 열경화성 수지 조성물, 그리고 이것을 이용하여 제조되는 반도체 장치 및 그 제조 방법이 제공된다. According to the present disclosure, while having fluidity capable of embedding at least one of a semiconductor element such as a controller chip and a wire, problems caused by contamination of peripheral circuits during embedding and excessive flow of resin in subsequent thermal processes are sufficiently solved. A thermosetting resin composition that can be suppressed, and a semiconductor device manufactured using the same, and a method for manufacturing the same are provided.

2 : 점착층, 8 : 다이싱 다이 본딩 일체형 테이프, 10 : 기판, 11 : 제1 와이어, 12 : 제2 와이어, 10a, 10b : 회로 패턴, 20 : 제1 밀봉층(필름형 접착제의 경화물), 20A : 접착층, 20P : 필름형 접착제, 40 : 제2 밀봉층, 100 : 반도체 장치, Wa : 제1 반도체 소자, Wb : 제2 반도체 소자 2: adhesive layer, 8: dicing die bonding integral tape, 10: substrate, 11: first wire, 12: second wire, 10a, 10b: circuit pattern, 20: first sealing layer (cured product of film adhesive ), 20A: adhesive layer, 20P: film adhesive, 40: second sealing layer, 100: semiconductor device, Wa: first semiconductor element, Wb: second semiconductor element

Claims (10)

기판과,
상기 기판 상에 배치된 제1 반도체 소자와,
상기 기판에서의 상기 제1 반도체 소자가 배치된 영역을 덮도록 배치되어 있으며, 상기 제1 반도체 소자를 밀봉하고 있는 제1 밀봉층과,
상기 제1 밀봉층에서의 상기 기판 측과 반대 측의 표면을 덮도록 배치되어 있으며, 상기 제1 반도체 소자보다도 큰 면적을 갖는 제2 반도체 소자
를 구비하고,
상기 제1 밀봉층이 열경화성 수지 조성물의 경화물로 이루어지고, 상기 열경화성 수지 조성물의 120℃에서의 용융 점도가 2500∼11500 Pa·s인 반도체 장치.
The substrate,
A first semiconductor device disposed on the substrate,
A first sealing layer disposed so as to cover a region of the substrate in which the first semiconductor element is disposed, and sealing the first semiconductor element;
A second semiconductor element disposed so as to cover a surface of the first sealing layer opposite to the substrate side, and having a larger area than the first semiconductor element
And,
A semiconductor device in which the first sealing layer is made of a cured product of a thermosetting resin composition, and a melt viscosity of the thermosetting resin composition at 120°C is 2500 to 11500 Pa·s.
제1항에 있어서,
상기 열경화성 수지 조성물은, 분자량 10∼1000의 저분자량 성분과, 분자량 10만∼100만의 고분자량 성분을 포함하고,
상기 저분자량 성분의 함유량 M1이 상기 열경화성 수지 조성물에 포함되는 수지 성분의 질량 100 질량부에 대하여 23∼35 질량부이고,
상기 고분자량 성분의 함유량 M2가 상기 열경화성 수지 조성물에 포함되는 수지 성분의 질량 100 질량부에 대하여 25∼45 질량부인 반도체 장치.
The method of claim 1,
The thermosetting resin composition contains a low molecular weight component with a molecular weight of 10 to 1000 and a high molecular weight component with a molecular weight of 100,000 to 1 million,
The content M1 of the low molecular weight component is 23 to 35 parts by mass with respect to 100 parts by mass of the resin component contained in the thermosetting resin composition,
A semiconductor device in which content M2 of the high molecular weight component is 25 to 45 parts by mass per 100 parts by mass of the resin component contained in the thermosetting resin composition.
제2항에 있어서, 상기 열경화성 수지 조성물에 포함되는 수지 성분의 질량 100 질량부에 대하여 상기 저분자량 성분과 상기 고분자량 성분의 합계량이 54∼76질량부인 반도체 장치. The semiconductor device according to claim 2, wherein the total amount of the low molecular weight component and the high molecular weight component is 54 to 76 parts by mass per 100 parts by mass of the resin component contained in the thermosetting resin composition. 제1항 내지 제3항 중 어느 한 항에 있어서,
상기 기판의 표면에 형성된 회로 패턴과,
상기 제1 반도체 소자와 상기 회로 패턴을 전기적으로 접속하는 제1 와이어
를 더 구비하는 반도체 장치.
The method according to any one of claims 1 to 3,
A circuit pattern formed on the surface of the substrate,
A first wire electrically connecting the first semiconductor element and the circuit pattern
A semiconductor device further comprising a.
제4항에 있어서,
상기 제2 반도체 소자와 상기 회로 패턴을 전기적으로 접속하는 제2 와이어와,
상기 제2 반도체 소자 및 상기 제2 와이어를 밀봉하고 있는 제2 밀봉층
을 더 구비하는 반도체 장치.
The method of claim 4,
A second wire electrically connecting the second semiconductor element and the circuit pattern,
A second sealing layer sealing the second semiconductor element and the second wire
The semiconductor device further comprising.
제1항 내지 제5항 중 어느 한 항에 있어서, 상기 제2 반도체 소자 상에 적층된 제3 반도체 소자를 더 구비하는 반도체 장치. The semiconductor device according to any one of claims 1 to 5, further comprising a third semiconductor element stacked on the second semiconductor element. 반도체 장치의 제조 프로세스에서 사용되는 열경화성 수지 조성물로서,
상기 제조 프로세스가, 상기 열경화성 수지 조성물을 가열하는 경화 처리를 거쳐, 와이어의 적어도 일부 및 반도체 소자 중 적어도 한쪽이 경화 처리 후의 상기 열경화성 수지 조성물에 매립된 상태로 하는 공정을 포함하고,
상기 열경화성 수지 조성물의 120℃에서의 용융 점도가 2500∼11500 Pa·s인 열경화성 수지 조성물.
As a thermosetting resin composition used in a semiconductor device manufacturing process,
The manufacturing process includes a step in which at least a part of the wire and at least one of the semiconductor element are embedded in the thermosetting resin composition after the curing treatment through a curing treatment for heating the thermosetting resin composition,
The thermosetting resin composition has a melt viscosity of 2500 to 11500 Pa·s at 120°C of the thermosetting resin composition.
제7항에 있어서,
분자량 10∼1000의 저분자량 성분과,
분자량 10만∼100만의 고분자량 성분
을 포함하고,
상기 저분자량 성분의 함유량 M1이 상기 열경화성 수지 조성물에 포함되는 수지 성분의 질량 100 질량부에 대하여 23∼35 질량부이고,
상기 고분자량 성분의 함유량 M2가 상기 열경화성 수지 조성물에 포함되는 수지 성분의 질량 100 질량부에 대하여 25∼45 질량부인 열경화성 수지 조성물.
The method of claim 7,
A low molecular weight component having a molecular weight of 10 to 1000, and
High molecular weight component with molecular weight of 100,000 to 1 million
Including,
The content M1 of the low molecular weight component is 23 to 35 parts by mass with respect to 100 parts by mass of the resin component contained in the thermosetting resin composition,
The thermosetting resin composition in which the content M2 of the high molecular weight component is 25 to 45 parts by mass based on 100 parts by mass of the resin component contained in the thermosetting resin composition.
제8항에 있어서, 상기 열경화성 수지 조성물에 포함되는 수지 성분의 질량 100 질량부에 대하여 상기 저분자량 성분과 상기 고분자량 성분의 합계량이 54∼76질량부인 열경화성 수지 조성물. The thermosetting resin composition according to claim 8, wherein the total amount of the low molecular weight component and the high molecular weight component is 54 to 76 parts by mass based on 100 parts by mass of the resin component contained in the thermosetting resin composition. 점착층과,
제7항 내지 제9항 중 어느 한 항에 기재된 열경화성 수지 조성물로 이루어지는 접착층
을 구비하는 다이싱 다이 본딩 일체형 테이프.
An adhesive layer,
An adhesive layer comprising the thermosetting resin composition according to any one of claims 7 to 9
Dicing die bonding integral tape having a.
KR1020207031519A 2018-05-15 2018-05-15 Semiconductor device, thermosetting resin composition and dicing die bonding integrated tape used in its manufacture KR102482629B1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2018/018765 WO2019220540A1 (en) 2018-05-15 2018-05-15 Semiconductor device, thermosetting resin composition used for production thereof, and dicing die bonding integrated tape

Publications (3)

Publication Number Publication Date
KR20210008341A true KR20210008341A (en) 2021-01-21
KR102482629B1 KR102482629B1 (en) 2022-12-29
KR102482629B9 KR102482629B9 (en) 2024-03-25

Family

ID=68539657

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020207031519A KR102482629B1 (en) 2018-05-15 2018-05-15 Semiconductor device, thermosetting resin composition and dicing die bonding integrated tape used in its manufacture

Country Status (6)

Country Link
JP (1) JP7136200B2 (en)
KR (1) KR102482629B1 (en)
CN (1) CN112204730A (en)
SG (1) SG11202011196SA (en)
TW (1) TWI799582B (en)
WO (1) WO2019220540A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2022115581A (en) * 2021-01-28 2022-08-09 昭和電工マテリアルズ株式会社 Semiconductor device and manufacturing method thereof, thermosetting resin composition, adhesive film and dicing/die bonding integrated film
JP2022182532A (en) * 2021-05-28 2022-12-08 キオクシア株式会社 Semiconductor device and manufacturing method for the same

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002220576A (en) 2001-01-26 2002-08-09 Hitachi Chem Co Ltd Adhesive composition, adhesion member, support member for semiconductor loading, semiconductor apparatus or the like
JP2005103180A (en) 2003-10-02 2005-04-21 Matsushita Electric Ind Co Ltd Washing machine
JP2009120830A (en) 2007-10-24 2009-06-04 Hitachi Chem Co Ltd Adhesive sheet, semiconductor device using the same, and method for manufacturing the device
JP2010182816A (en) * 2009-02-04 2010-08-19 Nitto Denko Corp Thermoset die bond film
JP2012191027A (en) * 2011-03-11 2012-10-04 Sekisui Chem Co Ltd Semiconductor chip with adhesive layer, and method for manufacturing semiconductor device
JP2018014501A (en) * 2017-08-07 2018-01-25 日立化成株式会社 Film-like adhesive, and dicing and die-bonding integrated type adhesive sheet

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7560821B2 (en) * 2005-03-24 2009-07-14 Sumitomo Bakelite Company, Ltd Area mount type semiconductor device, and die bonding resin composition and encapsulating resin composition used for the same
JP2010118554A (en) * 2008-11-13 2010-05-27 Nec Electronics Corp Semiconductor device and method of manufacturing the same
JP5344097B2 (en) * 2010-11-18 2013-11-20 日立化成株式会社 Semiconductor sealing film-like resin composition, semiconductor device manufacturing method, and semiconductor device
CN106024654B (en) * 2012-03-08 2019-07-02 日立化成株式会社 Semiconductor device
JP2015120836A (en) * 2013-12-24 2015-07-02 日東電工株式会社 Adhesive film, dicing/die-bonding film, manufacturing method of semiconductor device and semiconductor device

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002220576A (en) 2001-01-26 2002-08-09 Hitachi Chem Co Ltd Adhesive composition, adhesion member, support member for semiconductor loading, semiconductor apparatus or the like
JP2005103180A (en) 2003-10-02 2005-04-21 Matsushita Electric Ind Co Ltd Washing machine
JP2009120830A (en) 2007-10-24 2009-06-04 Hitachi Chem Co Ltd Adhesive sheet, semiconductor device using the same, and method for manufacturing the device
JP2010182816A (en) * 2009-02-04 2010-08-19 Nitto Denko Corp Thermoset die bond film
JP2012191027A (en) * 2011-03-11 2012-10-04 Sekisui Chem Co Ltd Semiconductor chip with adhesive layer, and method for manufacturing semiconductor device
JP2018014501A (en) * 2017-08-07 2018-01-25 日立化成株式会社 Film-like adhesive, and dicing and die-bonding integrated type adhesive sheet

Also Published As

Publication number Publication date
TW202010788A (en) 2020-03-16
SG11202011196SA (en) 2020-12-30
JP7136200B2 (en) 2022-09-13
JPWO2019220540A1 (en) 2021-07-01
KR102482629B1 (en) 2022-12-29
WO2019220540A1 (en) 2019-11-21
KR102482629B9 (en) 2024-03-25
CN112204730A (en) 2021-01-08
TWI799582B (en) 2023-04-21

Similar Documents

Publication Publication Date Title
TWI827632B (en) Semiconductor device manufacturing method, thermosetting resin composition, and die-cutting-bonding integrated film
CN113348221A (en) Adhesive composition, film-like adhesive, adhesive sheet, and method for manufacturing semiconductor device
JP2023017948A (en) Adhesive composition, film-like adhesive, adhesive sheet, and method for manufacturing semiconductor device
TWI791751B (en) Semiconductor device manufacturing method and adhesive film
CN113544229A (en) Adhesive composition, film-like adhesive, adhesive sheet, and method for manufacturing semiconductor device
KR102482629B1 (en) Semiconductor device, thermosetting resin composition and dicing die bonding integrated tape used in its manufacture
TWI812784B (en) Film-like adhesive, adhesive sheet, semiconductor device, and manufacturing method thereof
WO2020195981A1 (en) Production method for semiconductor device, die-bonding film, and dicing/die-bonding integrated adhesive sheet
JP7322897B2 (en) Adhesive film, dicing/die bonding integrated film, and method for manufacturing semiconductor package
WO2022163465A1 (en) Semiconductor device, method for producing same, thermosetting resin composition, bonding film and integrated dicing/die bonding film
TW202024270A (en) Film-shaped adhesive, adhesive sheet, semiconductor device, and production method for semiconductor device
KR20200112874A (en) Film adhesive and its manufacturing method, and semiconductor device and its manufacturing method
TWI811458B (en) Film-like adhesive, adhesive sheet, semiconductor device, and manufacturing method thereof
WO2023181397A1 (en) Adhesive film for semiconductor, dicing die-bonding film, and method for manufacturing semiconductor device
TWI785196B (en) Thermosetting resin composition, film adhesive, adhesive sheet and method for manufacturing semiconductor device
KR20230129234A (en) Adhesive composition, film adhesive, dicing/die bonding integral film, and semiconductor device and manufacturing method thereof
JP2023142901A (en) Adhesive film for semiconductor, integration-type film for dicing and die bonding, and method for manufacturing semiconductor device
JP2023142888A (en) Adhesive film for semiconductor, dicing/die-bonding double functioning film, and method for manufacturing semiconductor device
TW202242057A (en) Film-like adhesive, integrated dicing/die bonding film, semiconductor device and method for producing same
TW202414550A (en) Semiconductor device manufacturing method, adhesive layer and die-cut die-bonding integrated film

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
Z072 Maintenance of patent after cancellation proceedings: certified copy of decision transmitted [new post grant opposition system as of 20170301]
Z131 Decision taken on request for patent cancellation [new post grant opposition system as of 20170301]