KR20130092208A - Filling method of insulating material on circuit board - Google Patents
Filling method of insulating material on circuit board Download PDFInfo
- Publication number
- KR20130092208A KR20130092208A KR1020120013794A KR20120013794A KR20130092208A KR 20130092208 A KR20130092208 A KR 20130092208A KR 1020120013794 A KR1020120013794 A KR 1020120013794A KR 20120013794 A KR20120013794 A KR 20120013794A KR 20130092208 A KR20130092208 A KR 20130092208A
- Authority
- KR
- South Korea
- Prior art keywords
- insulating material
- solder resist
- resist layer
- photo solder
- circuit board
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0055—After-treatment, e.g. cleaning or desmearing of holes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/13—Moulding and encapsulation; Deposition techniques; Protective layers
- H05K2203/1333—Deposition techniques, e.g. coating
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Non-Metallic Protective Coatings For Printed Circuits (AREA)
Abstract
Description
The present invention relates to a method of filling an insulating material in a circuit board, and more particularly, to planarize a surface including a filling element by applying an insulating material to a filling element of a circuit board, such as a printed circuit board, and removing an over-applied insulating material. It relates to a method for filling insulating material in a circuit board.
BACKGROUND ART In the field of manufacturing a circuit board having a pattern such as a semiconductor package, a flat panel display, a printed circuit board, a semiconductor field, and the like, a method of applying an insulating material such as resin to a desired portion on a substrate is widely applied.
For example, in the manufacture of a chip scale package (CSP) or a ball grid array package (BGA) of a semiconductor package, a circuit board formed of multiple layers may be provided. In the multilayer circuit board, minute holes are formed at predetermined portions, and By forming a conductive line pattern on the inner surface, the circuit patterns on the front and rear surfaces of the substrate are electrically interconnected, and then a hole is filled so that the space except the conductive pattern formed on the inner surface is filled with an insulating material such as photo solder resist. plugging). In this case, the front surface process may be performed to form a surface exposed to the outside after filling the hole with an insulating material, for example, the coating amount on the substrate is controlled to 15㎛ or less by the screen coating method.
In addition, the via hole processing for the interlayer electrical connection of raw materials such as copper clad laminates involves expensive drill processes and thus electroless / electrolytic plating processes, and as the number of input / output (I / O) increases, In order to solve the problem of increasing the additional drill process time and the resulting cost, a via hole is required. According to the type of semiconductor package, a half-etch on one side of the conductive raw material, an insulating material on the etching site, and the other is hardened Attempts have been made to replace via holes by performing half etching again on one surface. For example, in Korean Unexamined Patent Application Publication No. 2011-0021407, as shown in FIG. 1, a
As such, in the prior art, a process of applying an insulating material to a hole or an etching site space is involved, and in general, a mechanical frontal process using a brush for the planarization of the surface of the raw material through the removal of the over-coated material, or a transient If the amount of entrapped material is small, chemical etching is used.
After applying the insulating material to the etched space during the front process will be described with reference to Figure 2 the front process using a brush. Figure 2 (a) shows the state before performing the front process using a brush, Figure 2 (b) shows an example of performing a front process several times using a brush, Figure 2 (c) is a front process is completed An example is shown. As shown in FIG. 2 (a), an
However, the problem of the frontal treatment through the removal of such a supersaturated resin is not specifically mentioned in the prior arts, and there is a need for a method capable of efficiently and economically performing smooth frontal treatment.
Accordingly, the present invention is to provide a method for filling an insulating material in a circuit board that can significantly reduce the number of fronts in the front-side treatment process by filling the insulating material in the filled portion of the conductive element material and removing the over-insulated material.
In one aspect of the present invention for solving the above problems, (a) forming a foamable photo solder resist layer on a conductive raw material other than the groove in the conductive raw material having one or more grooves and bumps; (b) applying an insulating material on the grooves and the foamable photo solder resist layer; And (c) heating the conductive element material coated with the insulating material to remove the expandable photo solder resist layer and the insulating material applied on the expandable photo solder resist layer. Provide a method.
In addition, the step (a), the step (a), (a1) forming the expandable photo solder resist layer on both sides of the plate-like conductive raw material; And (a2) etching the exposed conductive element material after the exposure and development with respect to the expandable photo solder resist layer according to a predetermined pattern. .
In addition, the forming of the expandable photo solder resist layer in the step (a1) provides a method for filling insulating material in a circuit board, characterized in that is performed by laminating the expandable dry film photoresist.
In addition, the foam dry film photoresist provides a method for filling an insulating material in a circuit board, characterized in that laminated to a thickness of 10 ~ 100㎛.
In addition, the exposure of the step (a2) provides an insulating material filling method in a circuit board, characterized in that performed with a light amount of 50 ~ 300mJ / ㎠.
In addition, the insulating material filling method of the step (b) is filled in the grooves and the insulating material filling method for a circuit board, characterized in that is carried out to be applied on the foamed photo solder resist layer to a thickness of 5 ~ 100㎛. do.
In addition, the heating of the step (c) is performed at a temperature at which the insulating material filled in the groove is cured at the same time as the foaming photo solder resist layer and the insulating material applied on the foamable photo solder resist layer are removed. An insulating material filling method in a circuit board is provided.
In addition, the heating temperature is 220 ~ 280 ℃ to provide an insulating material filling method in a circuit board.
In addition, (d) the front surface of the insulating material and the bumps filled in the grooves to be flattened; provides a method for filling an insulating material in a circuit board, characterized in that it further comprises.
In another aspect of the present invention to solve the above problems, (A) forming a foamable photo solder resist layer on one surface of the conductive element material on the plate and attaching a carrier to the other surface; (B) etching the exposed conductive raw material material after the exposure and development of the expandable photo solder resist layer according to a predetermined pattern to form one or more through grooves and lands; (C) applying an insulating material on the through groove and the expandable photo solder resist layer; (D) heating the conductive element material coated with the insulating material to remove the expandable photo solder resist layer and the insulating material applied on the expandable photo solder resist layer; And (E) removing the front surface and the carrier so that the insulating material and the land filled in the through grooves are planarized.
According to the method of filling an insulating material in the circuit board of the present invention, by applying the insulating material on the foamed photo solder resist layer and then thermally foamed to be removed together, the number of front faces can be greatly reduced, thereby greatly improving the process efficiency. have.
In addition, it is possible to minimize the amount of the insulating material to be applied on the bumps, significantly reducing the amount of wear of the front equipment such as brushes to reduce the cost or improve productivity.
In addition, as the number of front faces decreases, the exposed surface may be formed more homogeneously and flatly, thereby providing a circuit board having excellent reliability.
1 is a cross-sectional view sequentially showing a method of manufacturing a circuit board using a conventional conductive raw material;
2 is a cross-sectional view sequentially showing a front process using a brush after applying an insulating material to a conventional etched space,
3 is a flowchart for explaining a method of filling an insulating material in a circuit board according to a first embodiment of the present invention;
4 is a cross-sectional view sequentially showing a circuit board manufactured according to the first embodiment of the present invention;
5 is a schematic diagram illustrating the change of the foaming agent to the foamed particles of the expandable photo solder resist during foam heating in the present invention,
FIG. 6 is a schematic diagram illustrating a change in the adhesion state of the expandable photo solder resist on the conductive raw material upon heating and foaming of FIG. 5;
7 is a flowchart illustrating an insulating material filling method in a circuit board according to a second embodiment of the present invention.
8 is a cross-sectional view sequentially showing a circuit board manufactured according to the second embodiment of the present invention.
Hereinafter, preferred embodiments of the present invention will be described in detail with reference to the accompanying drawings. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS Hereinafter, the present invention will be described in detail with reference to the accompanying drawings. In the drawings, parts irrelevant to the description are omitted for clarity, and like reference numerals refer to like parts throughout the specification, and the up and down directions of the substrate will be described with reference to the drawings. Also, throughout the specification, when an element is referred to as "comprising ", it means that it can include other elements, not excluding other elements, unless specifically stated otherwise.
First Embodiment
3 is a flowchart illustrating a method of filling an insulating material in a circuit board according to a first embodiment of the present invention, and FIG. 4 is a cross-sectional view sequentially illustrating a circuit board manufactured according to the first embodiment of the present invention.
3 and 4, in the insulating material filling method of the
First, as shown in FIG. 4A, a foamable photo
The expandable photo
The foamable photo solder resist
When laminating using the
Next, the exposure and development step (S102) is a step for forming a mask of a predetermined pattern with respect to the expandable photo solder resist
The exposure may be performed by irradiating UV or the like, and the exposure intensity may be performed at a light amount of 50 to 300 mJ / cm 2, preferably 70 to 200 mJ / cm 2 when the
Next, as shown in FIG. 4C, the half etching step S103 is half-etched on the surface of the
On the other hand, the half-etched foaming photo solder resist
Next, the insulating material applying step (S104) is a step of applying the insulating
Although not particularly limited to the insulating
In addition, the insulating
The insulating
Next, the heating foaming step (S105) is a step of removing the expandable photo solder resist
FIG. 5 is a schematic diagram illustrating a change in the foaming agent or foamed particles of the expandable photo solder resist during the heating foaming, and FIG. 6 is a schematic diagram illustrating a change in the adhesion state of the expandable photo solder resist on the conductive raw material during the heating foaming.
Referring to FIGS. 5 and 6, when the foamable photo solder resist 120 is heated to a predetermined temperature, the solder particles, an insulating material, etc., which surround the
The insulating
Next, the front treatment step (S106), despite the heat foaming and the insulating
The front treatment may be performed by a known method, for example, a mechanical front process using a buffer brush, a ceramic brush, or the like, or an etching process using a chemical agent.
Second Embodiment
7 is a flowchart illustrating a method of filling an insulating material in a circuit board according to a second embodiment of the present invention, and FIG. 8 is a cross-sectional view sequentially illustrating a circuit board manufactured according to the second embodiment of the present invention.
7 and 8, in the method of filling the insulating
In the method of filling the insulating
Unlike the first embodiment, the method according to the second embodiment forms a foamable photo solder resist
The
Meanwhile, a plating pattern layer (not shown) may be formed on the other surface of the conductive
Subsequently, as illustrated in FIG. 8B, the exposed photoconductive resist
Thereafter, as shown in FIG. 8 (d), the insulating
Experimental Example
Using the method according to the first embodiment, a 30 μm thick foamable DFR containing 20% by weight of isobutane as a blowing agent was prepared, laminated on both surfaces of a copper alloy material, and then irradiated with UV at an intensity of 100 to 150 mJ / cm 2 and an optimum etching rate. Half etching was performed at the etching rate of 1-2.0 micrometer / min confirmed to show. Thereafter, the grooves formed by etching were completely filled using a photo solder resist, applied to the foamable DFR to a thickness of 30 μm, and then heated to 250 ° C. to completely cure the DFR defoamed and filled photo solder resist. Thereafter, a circuit board having a very uniform surface degree was manufactured using only one frontal treatment using a ceramic brush.
On the other hand, the circuit board was manufactured under the same conditions as in the experimental example except that the DFR containing no blowing agent was used. As a result, 8 to 10 frontal treatments were required to have a uniform surface accuracy.
Therefore, according to the present invention, by applying an insulating material on the expandable photo solder resist layer and then heat-foamed to be removed together, it can be confirmed that the number of front faces can be greatly reduced, thereby greatly improving the process efficiency.
The preferred embodiments of the present invention have been described in detail with reference to the drawings. It will be understood by those of ordinary skill in the art that various changes in form and details may be made therein without departing from the spirit and scope of the present invention as defined by the appended claims.
Accordingly, the scope of the present invention is defined by the appended claims rather than the foregoing detailed description, and all changes or modifications derived from the meaning, range, and equivalence of the claims are included in the scope of the present invention Should be interpreted.
100, 200:
111, 211: conductive raw material exposed surface 112: groove
113: bump 114: bump face
120, 220: expandable photo solder resist layer
121: foamed particle 122: resin component
130, 230: insulating
132 and 232: Filling surface 212: Through groove
213: Land 214: Land Side
240: carrier
Claims (10)
(b) applying an insulating material on the grooves and the foamable photo solder resist layer; And
(c) heating the conductive element material coated with the insulating material to remove the expandable photo solder resist layer and the insulating material applied on the expandable photo solder resist layer;
Method for filling an insulating material in a circuit board comprising a.
The step (a)
(a1) forming the expandable photo solder resist layer on both sides of a plate-like conductive raw material; And
(a2) etching the exposed conductive element material after exposure and development with respect to the expandable photo solder resist layer according to a predetermined pattern;
Method for filling an insulating material in a circuit board comprising a.
The forming of the expandable photo solder resist layer in the step (a1) is performed by laminating the expandable dry film photoresist.
The foamable dry film photoresist is laminated with a thickness of 10 ~ 100㎛ method for filling an insulating material in a circuit board.
The exposure of the step (a2) is an insulating material filling method in a circuit board, characterized in that carried out with a light amount of 50 ~ 300mJ / ㎠.
The insulating material filling method of the circuit board is characterized in that the insulating material of step (b) is filled to fill all the grooves and applied to the foamed photo solder resist layer to a thickness of 5 ~ 100㎛.
The heating of the step (c) is performed at a temperature at which the insulating material filled in the groove is cured at the same time as the foaming photo solder resist layer and the insulating material applied on the foamable photo solder resist layer are removed. Method of filling insulative materials on a circuit board.
The heating temperature is a method of filling an insulating material in a circuit board, characterized in that 220 ~ 280 ℃.
(d) front-facing the insulating material filled in the groove and the bump to be flattened;
Method for filling an insulating material in a circuit board further comprising.
(B) etching the exposed conductive raw material material after the exposure and development of the expandable photo solder resist layer according to a predetermined pattern to form one or more through grooves and lands;
(C) applying an insulating material on the through groove and the expandable photo solder resist layer;
(D) heating the conductive element material coated with the insulating material to remove the expandable photo solder resist layer and the insulating material applied on the expandable photo solder resist layer; And
(E) removing the front surface treatment and the carrier to planarize the insulating material and the land filled in the through grooves;
Method for filling an insulating material in a circuit board comprising a.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020120013794A KR20130092208A (en) | 2012-02-10 | 2012-02-10 | Filling method of insulating material on circuit board |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020120013794A KR20130092208A (en) | 2012-02-10 | 2012-02-10 | Filling method of insulating material on circuit board |
Publications (1)
Publication Number | Publication Date |
---|---|
KR20130092208A true KR20130092208A (en) | 2013-08-20 |
Family
ID=49217104
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020120013794A KR20130092208A (en) | 2012-02-10 | 2012-02-10 | Filling method of insulating material on circuit board |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR20130092208A (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9391043B2 (en) | 2012-11-20 | 2016-07-12 | Amkor Technology, Inc. | Semiconductor device and manufacturing method thereof |
US9543242B1 (en) | 2013-01-29 | 2017-01-10 | Amkor Technology, Inc. | Semiconductor package and fabricating method thereof |
US9704842B2 (en) | 2013-11-04 | 2017-07-11 | Amkor Technology, Inc. | Interposer, manufacturing method thereof, semiconductor package using the same, and method for fabricating the semiconductor package |
US9721872B1 (en) | 2011-02-18 | 2017-08-01 | Amkor Technology, Inc. | Methods and structures for increasing the allowable die size in TMV packages |
US9960328B2 (en) | 2016-09-06 | 2018-05-01 | Amkor Technology, Inc. | Semiconductor device and manufacturing method thereof |
-
2012
- 2012-02-10 KR KR1020120013794A patent/KR20130092208A/en not_active Application Discontinuation
Cited By (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9721872B1 (en) | 2011-02-18 | 2017-08-01 | Amkor Technology, Inc. | Methods and structures for increasing the allowable die size in TMV packages |
US11488892B2 (en) | 2011-02-18 | 2022-11-01 | Amkor Technology Singapore Holding Pte. Ltd. | Methods and structures for increasing the allowable die size in TMV packages |
US10347562B1 (en) | 2011-02-18 | 2019-07-09 | Amkor Technology, Inc. | Methods and structures for increasing the allowable die size in TMV packages |
US9728514B2 (en) | 2012-11-20 | 2017-08-08 | Amkor Technology, Inc. | Semiconductor device and manufacturing method thereof |
US10679952B2 (en) | 2012-11-20 | 2020-06-09 | Amkor Technology, Inc. | Semiconductor device having an encapsulated front side and interposer and manufacturing method thereof |
US11527496B2 (en) | 2012-11-20 | 2022-12-13 | Amkor Technology Singapore Holding Pte. Ltd. | Semiconductor device comprising semiconductor die and interposer and manufacturing method thereof |
US9391043B2 (en) | 2012-11-20 | 2016-07-12 | Amkor Technology, Inc. | Semiconductor device and manufacturing method thereof |
US9852976B2 (en) | 2013-01-29 | 2017-12-26 | Amkor Technology, Inc. | Semiconductor package and fabricating method thereof |
US9543242B1 (en) | 2013-01-29 | 2017-01-10 | Amkor Technology, Inc. | Semiconductor package and fabricating method thereof |
US9704842B2 (en) | 2013-11-04 | 2017-07-11 | Amkor Technology, Inc. | Interposer, manufacturing method thereof, semiconductor package using the same, and method for fabricating the semiconductor package |
US10192816B2 (en) | 2013-11-19 | 2019-01-29 | Amkor Technology, Inc. | Semiconductor package and fabricating method thereof |
US10943858B2 (en) | 2013-11-19 | 2021-03-09 | Amkor Technology Singapore Holding Pte. Ltd. | Semiconductor package and fabricating method thereof |
US11652038B2 (en) | 2013-11-19 | 2023-05-16 | Amkor Technology Singapore Holding Pte. Ltd. | Semiconductor package with front side and back side redistribution structures and fabricating method thereof |
US10784422B2 (en) | 2016-09-06 | 2020-09-22 | Amkor Technology, Inc. | Semiconductor device with optically-transmissive layer and manufacturing method thereof |
US11437552B2 (en) | 2016-09-06 | 2022-09-06 | Amkor Technology Singapore Holding Pte. Ltd. | Semiconductor device with transmissive layer and manufacturing method thereof |
US10490716B2 (en) | 2016-09-06 | 2019-11-26 | Amkor Technology, Inc. | Semiconductor device with optically-transmissive layer and manufacturing method thereof |
US9960328B2 (en) | 2016-09-06 | 2018-05-01 | Amkor Technology, Inc. | Semiconductor device and manufacturing method thereof |
US11942581B2 (en) | 2016-09-06 | 2024-03-26 | Amkor Technology Singapore Holding Pte. Ltd. | Semiconductor device with transmissive layer and manufacturing method thereof |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6911982B2 (en) | Semiconductor devices and their manufacturing methods | |
KR20130092208A (en) | Filling method of insulating material on circuit board | |
US20040126547A1 (en) | Methods for performing substrate imprinting using thermoset resin varnishes and products formed therefrom | |
JP2009529244A (en) | Method for planarizing vias formed in a substrate | |
US9526168B2 (en) | Printed wiring board and method for manufacturing the same | |
US6808643B2 (en) | Hybrid interconnect substrate and method of manufacture thereof | |
US20120103662A1 (en) | Printed circuit board and manufacturing method thereof | |
KR100643334B1 (en) | Chip embedded pcb and the method for manufacturing the same | |
JP6851100B1 (en) | Printed circuit board manufacturing method | |
CN103779240B (en) | Manufacture the method for circuit board and the chip package and circuit board using its manufacture | |
KR101894387B1 (en) | Printed circuit board and method thereof | |
KR101870191B1 (en) | Manufacturing method of circuit board | |
JP7315062B2 (en) | Manufacturing method for semiconductor device manufacturing member | |
KR101609268B1 (en) | Embedded board and method of manufacturing the same | |
KR20130039080A (en) | A printed circuit board and a method of manufacturing thereof | |
WO2024142742A1 (en) | Member for semiconductor device production, and method for producing same | |
JP3197397B2 (en) | How to make a multilayer ceramic circuit board | |
JP2013161951A (en) | Wiring board and method for manufacturing the same | |
JP7280011B2 (en) | Manufacturing method for semiconductor device manufacturing member | |
KR101064276B1 (en) | A manufacturing method for motor magnetism wedge | |
JP7119307B2 (en) | Manufacturing method for semiconductor device manufacturing member | |
KR101368998B1 (en) | Selective filling method of insulating material on circuit board by surface treatment | |
JP2015192081A (en) | Manufacturing method for wiring board | |
JP2005183875A (en) | Method for filling through-hole of printed circuit board with resin | |
JP2003332718A (en) | Method of manufacturing circuit board |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
N231 | Notification of change of applicant | ||
WITN | Withdrawal due to no request for examination |