KR20010067226A - 인터폴레이션 방법 및 장치 - Google Patents

인터폴레이션 방법 및 장치 Download PDF

Info

Publication number
KR20010067226A
KR20010067226A KR1020000056086A KR20000056086A KR20010067226A KR 20010067226 A KR20010067226 A KR 20010067226A KR 1020000056086 A KR1020000056086 A KR 1020000056086A KR 20000056086 A KR20000056086 A KR 20000056086A KR 20010067226 A KR20010067226 A KR 20010067226A
Authority
KR
South Korea
Prior art keywords
input
coefficient
input bits
bits
function
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
KR1020000056086A
Other languages
English (en)
Korean (ko)
Inventor
밀러로버트에이치2세
Original Assignee
파트릭 제이. 바렛트
휴렛-팩커드 컴퍼니(델라웨어주법인)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 파트릭 제이. 바렛트, 휴렛-팩커드 컴퍼니(델라웨어주법인) filed Critical 파트릭 제이. 바렛트
Publication of KR20010067226A publication Critical patent/KR20010067226A/ko
Ceased legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T3/00—Geometric image transformations in the plane of the image
    • G06T3/40—Scaling of whole images or parts thereof, e.g. expanding or contracting
    • G06T3/403—Edge-driven scaling; Edge-based scaling

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Complex Calculations (AREA)
KR1020000056086A 1999-10-01 2000-09-25 인터폴레이션 방법 및 장치 Ceased KR20010067226A (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/410,409 US6549924B1 (en) 1999-10-01 1999-10-01 Function generating interpolation method and apparatus
US09/410,409 1999-10-01

Publications (1)

Publication Number Publication Date
KR20010067226A true KR20010067226A (ko) 2001-07-12

Family

ID=23624595

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020000056086A Ceased KR20010067226A (ko) 1999-10-01 2000-09-25 인터폴레이션 방법 및 장치

Country Status (5)

Country Link
US (1) US6549924B1 (https=)
EP (1) EP1089227A3 (https=)
JP (1) JP2001159927A (https=)
KR (1) KR20010067226A (https=)
TW (1) TW484091B (https=)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6963895B1 (en) * 2000-05-01 2005-11-08 Raza Microelectronics, Inc. Floating point pipeline method and circuit for fast inverse square root calculations
US7266576B2 (en) * 2002-12-24 2007-09-04 Lockheed Martin Corporation Circuits and methods for implementing approximations to logarithms
JP3845636B2 (ja) * 2004-01-21 2006-11-15 株式会社東芝 関数近似値の演算器
US8346831B1 (en) * 2006-07-25 2013-01-01 Vivante Corporation Systems and methods for computing mathematical functions
CN114326922A (zh) * 2021-11-23 2022-04-12 极芯通讯技术(南京)有限公司 一种数据处理方法及装置

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5184317A (en) * 1989-06-14 1993-02-02 Pickett Lester C Method and apparatus for generating mathematical functions
US5175701A (en) * 1989-07-25 1992-12-29 Eastman Kodak Company System for performing linear interpolation
US5177698A (en) * 1990-07-09 1993-01-05 Eastman Kodak Company Selectable power of two coefficient signal combining circuit
AU3664293A (en) * 1993-02-01 1994-08-29 Pickett, Lester C. Low latency function generating apparatus and method
US5604691A (en) * 1995-01-31 1997-02-18 Motorola, Inc. Logarithm/inverse-logarithm converter utilizing a truncated Taylor series and method of use thereof
US6349319B1 (en) * 1999-01-29 2002-02-19 Sun Microsystems, Inc. Floating point square root and reciprocal square root computation unit in a processor

Also Published As

Publication number Publication date
TW484091B (en) 2002-04-21
JP2001159927A (ja) 2001-06-12
EP1089227A2 (en) 2001-04-04
EP1089227A3 (en) 2004-08-11
US6549924B1 (en) 2003-04-15

Similar Documents

Publication Publication Date Title
KR100284799B1 (ko) 시프트 수단을 이용한 지수 회로 및 사용 방법
US6055555A (en) Interface for performing parallel arithmetic and round operations
EP0421092B1 (en) Method and apparatus for performing mathematical functions using polynomial approximation and a rectangular aspect ratio multiplier
Piñeiro et al. Faithful powering computation using table look-up and a fused accumulation tree
Pineiro et al. Algorithm and architecture for logarithm, exponential, and powering computation
CN112740171A (zh) 乘法和累加电路
KR19980701803A (ko) 로그/역로그 변환기, 계산 장치 및 로그값 발생 방법
KR19980701802A (ko) 로그/역로그 변환기, 계산 장치 및 로그값 발생 방법
JPH0612229A (ja) 乗累算回路
Oberman et al. A high-performance area-efficient multifunction interpolator
JPH03171324A (ja) オペランドの平方根を計算する回路及び方法
JP3551113B2 (ja) 除算器
US4899302A (en) Arithmetic unit for inverse trigonometric function
US7921149B2 (en) Division and square root arithmetic unit
Chandra A novel method for scalable VLSI implementation of hyperbolic tangent function
KR20010067226A (ko) 인터폴레이션 방법 및 장치
Tsen et al. Hardware design of a binary integer decimal-based IEEE P754 rounding unit
Sutter et al. Comparative study of SRT-dividers in FPGA
JPH08504046A (ja) 浮動小数点２進数を２進形式における対数に変換しまたはその逆変換をするための装置
CN118302744A (zh) 用于机器学习的浮点对数系统缩放系统
JP2645422B2 (ja) 浮動小数点演算処理装置
JP4129618B2 (ja) 演算装置及び方法
Wires et al. Reciprocal and reciprocal square root units with operand modification and multiplication
JPH04172526A (ja) 浮動小数点除算器
US7266578B2 (en) Method and hardware for computing reciprocal square root and program for the same

Legal Events

Date Code Title Description
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 20000925

PG1501 Laying open of application
A201 Request for examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 20050926

Comment text: Request for Examination of Application

Patent event code: PA02011R01I

Patent event date: 20000925

Comment text: Patent Application

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20061107

Patent event code: PE09021S01D

E601 Decision to refuse application
PE0601 Decision on rejection of patent

Patent event date: 20070223

Comment text: Decision to Refuse Application

Patent event code: PE06012S01D

Patent event date: 20061107

Comment text: Notification of reason for refusal

Patent event code: PE06011S01I