TW484091B - Interpolation method and apparatus - Google Patents

Interpolation method and apparatus Download PDF

Info

Publication number
TW484091B
TW484091B TW089107005A TW89107005A TW484091B TW 484091 B TW484091 B TW 484091B TW 089107005 A TW089107005 A TW 089107005A TW 89107005 A TW89107005 A TW 89107005A TW 484091 B TW484091 B TW 484091B
Authority
TW
Taiwan
Prior art keywords
input
coefficient
bit
translation
result
Prior art date
Application number
TW089107005A
Other languages
English (en)
Chinese (zh)
Inventor
Robert H Miller Jr
Original Assignee
Hewlett Packard Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hewlett Packard Co filed Critical Hewlett Packard Co
Application granted granted Critical
Publication of TW484091B publication Critical patent/TW484091B/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T3/00—Geometric image transformations in the plane of the image
    • G06T3/40—Scaling of whole images or parts thereof, e.g. expanding or contracting
    • G06T3/403—Edge-driven scaling; Edge-based scaling

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Complex Calculations (AREA)
TW089107005A 1999-10-01 2000-04-14 Interpolation method and apparatus TW484091B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/410,409 US6549924B1 (en) 1999-10-01 1999-10-01 Function generating interpolation method and apparatus

Publications (1)

Publication Number Publication Date
TW484091B true TW484091B (en) 2002-04-21

Family

ID=23624595

Family Applications (1)

Application Number Title Priority Date Filing Date
TW089107005A TW484091B (en) 1999-10-01 2000-04-14 Interpolation method and apparatus

Country Status (5)

Country Link
US (1) US6549924B1 (https=)
EP (1) EP1089227A3 (https=)
JP (1) JP2001159927A (https=)
KR (1) KR20010067226A (https=)
TW (1) TW484091B (https=)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6963895B1 (en) * 2000-05-01 2005-11-08 Raza Microelectronics, Inc. Floating point pipeline method and circuit for fast inverse square root calculations
US7266576B2 (en) * 2002-12-24 2007-09-04 Lockheed Martin Corporation Circuits and methods for implementing approximations to logarithms
JP3845636B2 (ja) * 2004-01-21 2006-11-15 株式会社東芝 関数近似値の演算器
US8346831B1 (en) * 2006-07-25 2013-01-01 Vivante Corporation Systems and methods for computing mathematical functions
CN114326922A (zh) * 2021-11-23 2022-04-12 极芯通讯技术(南京)有限公司 一种数据处理方法及装置

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5184317A (en) * 1989-06-14 1993-02-02 Pickett Lester C Method and apparatus for generating mathematical functions
US5175701A (en) * 1989-07-25 1992-12-29 Eastman Kodak Company System for performing linear interpolation
US5177698A (en) * 1990-07-09 1993-01-05 Eastman Kodak Company Selectable power of two coefficient signal combining circuit
AU3664293A (en) * 1993-02-01 1994-08-29 Pickett, Lester C. Low latency function generating apparatus and method
US5604691A (en) * 1995-01-31 1997-02-18 Motorola, Inc. Logarithm/inverse-logarithm converter utilizing a truncated Taylor series and method of use thereof
US6349319B1 (en) * 1999-01-29 2002-02-19 Sun Microsystems, Inc. Floating point square root and reciprocal square root computation unit in a processor

Also Published As

Publication number Publication date
JP2001159927A (ja) 2001-06-12
EP1089227A2 (en) 2001-04-04
EP1089227A3 (en) 2004-08-11
US6549924B1 (en) 2003-04-15
KR20010067226A (ko) 2001-07-12

Similar Documents

Publication Publication Date Title
Ercegovac et al. Reciprocation, square root, inverse square root, and some elementary functions using small multipliers
US6697832B1 (en) Floating-point processor with improved intermediate result handling
Dawid et al. The differential CORDIC algorithm: Constant scale factor redundant implementation without correcting iterations
US7346643B1 (en) Processor with improved accuracy for multiply-add operations
US20060064454A1 (en) Processing unit having decimal floating-point divider using Newton-Raphson iteration
Oberman et al. A high-performance area-efficient multifunction interpolator
Piromsopa et al. An FPGA implementation of a fixed-point square root operation
Detrey et al. Return of the hardware floating-point elementary function
US20080263336A1 (en) Processor Having Efficient Function Estimate Instructions
Nandagopal et al. Accelerated piece-wise-linear implementation of floating-point power function
JP3551113B2 (ja) 除算器
TW484091B (en) Interpolation method and apparatus
Paldurai et al. FPGA implementation of delay optimized single precision floating point multiplier
US6769006B2 (en) Method and apparatus for calculating a reciprocal
Singh et al. Design and synthesis of goldschmidt algorithm based floating point divider on FPGA
Muller et al. Semi-logarithmic number systems
Ercegovac et al. Very high radix division with selection by rounding and prescaling
Schulte et al. High-speed reciprocal approximations
Krishnan A comparative study on the performance of FPGA implementations of high-speed single-precision binary floating-point multipliers
Walke High sample-rate Givens rotations for recursive least squares
Lang et al. Division unit for binary integer decimals
Ercegovac et al. Design of a complex divider
Singh et al. Design and synthesis of single precision floating point division based on newton-raphson algorithm on fpga
Michard et al. Divgen: a divider unit generator
Chen et al. Design and implementation of decimal reciprocal unit

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MM4A Annulment or lapse of patent due to non-payment of fees