KR20010020024A - Method For Treating The High Temperature Of Tantalium Oxide Capacitor - Google Patents
Method For Treating The High Temperature Of Tantalium Oxide Capacitor Download PDFInfo
- Publication number
- KR20010020024A KR20010020024A KR1019990036708A KR19990036708A KR20010020024A KR 20010020024 A KR20010020024 A KR 20010020024A KR 1019990036708 A KR1019990036708 A KR 1019990036708A KR 19990036708 A KR19990036708 A KR 19990036708A KR 20010020024 A KR20010020024 A KR 20010020024A
- Authority
- KR
- South Korea
- Prior art keywords
- tantalum oxide
- oxide film
- capacitor
- film
- gas
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
- H01L21/02183—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing tantalum, e.g. Ta2O5
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02356—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment to change the morphology of the insulating layer, e.g. transformation of an amorphous layer into a crystalline layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
- H01L28/84—Electrodes with an enlarged surface, e.g. formed by texturisation being a rough surface, e.g. using hemispherical grains
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Semiconductor Memories (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
Description
본 발명은 탄탈륨산화막을 이용한 커패시터에 관한 것으로서, 특히, 탄탈륨산화막을 형성하고, 금속층으로 된 상부전극을 증착한 후, 급속열처리 공정 혹은 확산로내에서 고온으로 열처리하여 탄탈륨산화막을 결정화시키므로 하부전극에 산화가 일어 나지 않는 상태로 그레인사이즈를 조대화시켜 높은 정전용량을 얻도록 하는 탄탈륨산화막 커패시터의 제조방법에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a capacitor using a tantalum oxide film, and in particular, to form a tantalum oxide film, deposit an upper electrode made of a metal layer, and then heat-treat at a high temperature in a rapid heat treatment process or a diffusion furnace to crystallize the tantalum oxide film. The present invention relates to a method for manufacturing a tantalum oxide film capacitor which achieves high capacitance by coarse grain size in a state where oxidation does not occur.
일반적으로, 커패시터는 전하를 저장하여 반도체소자의 동작에 필요한 전하를 저장하게 되는 것으로서, 반도체소자가 고집적화 되어짐에 따라 단위 셀(Cell)의 크기는 작아지면서 소자의 동작에 필요한 정전용량(Capacitance)은 약간 씩 증가하는 것이 일반적인 경향이며, 현재 64M DRAM이상의 소자에서 필요로 하는 정전용량은 셀당 30fF 이상인 것을 알려져 있다.In general, the capacitor stores the charge necessary to operate the semiconductor device. As the semiconductor device becomes highly integrated, the size of the unit cell becomes smaller and the capacitance required for the operation of the device is reduced. It is a general trend to increase slightly, and it is known that the capacitance required for devices of 64 M DRAM or more is 30 fF or more per cell.
이와 같이, 반도체소자의 고집적화가 이루어짐에 따라 커패시터 역시 소형화될 것을 요구되어지고 있으나 전하를 저장하는 데 한계에 부딪히게 되어 커패시터는 셀의 크기에 비하여 고집적화시키는 데 어려움이 표출되었다.As the semiconductor device is highly integrated, the capacitor is also required to be miniaturized. However, the capacitor has a limitation in storing electric charges, and thus the capacitor is difficult to be integrated with the cell size.
이러한 점을 감안하여 각 업체에서 커패시터의 전하를 저장하기 위한 구조를 다양하게 변화하기에 이르렀으며, 커패시터의 전하를 증가시키는 방법에는 유전상수가 큰 물질인 Ta2O5, BST를 사용하는 방법, 유전물질의 두께를 낮추는 방법 및 커패시터의 표면적을 늘리는 방법등이 있으며, 최근에는 커패시터의 표면적을 증대시키는 방법이 주로 이용되고 있다.In consideration of this, various companies have changed the structure for storing the charge of the capacitor in various ways, and the method of increasing the charge of the capacitor is a method of using a material having a high dielectric constant, Ta 2 O 5 , BST, There is a method of reducing the thickness of the dielectric material and a method of increasing the surface area of the capacitor, and recently, a method of increasing the surface area of the capacitor is mainly used.
그 이외에도, 표면적을 늘려줌과 동시에 유전상수가 큰 물질인 탄탈륨옥사이드(Ta2O5)를 사용하여 복합적으로 적용하는 방법이 사용되고 있다.In addition, a method of increasing the surface area and using a combination of tantalum oxide (Ta 2 O 5 ), which is a material having a high dielectric constant, has been used.
이러한 실린더 타입에 탄탈륨산화막을 유전체로 사용하는 공정을 간략하게 살펴 보면, 우선, 반도체기판에 게이트등의 트랜지스터를 형성한 후, 층간절연막을 적층하도록 하고, 마스킹 식각으로 콘택홀을 형성한다.Briefly looking at the process of using a tantalum oxide film as a dielectric in such a cylinder type, first, a transistor such as a gate is formed on a semiconductor substrate, then an interlayer insulating film is laminated, and a contact hole is formed by masking etching.
그리고, 그 콘택홀내에 비정질 폴리실리콘층을 매립시킨 후, 코어산화막을 적층하여 마스킹식각으로 전하저장전극이 형성될 부위 만을 남긴 후, 식각하는 등의 공정을 거쳐서 하부 전하저장전극(Charge Storage Node)을 형성하게 된다.After filling the amorphous polysilicon layer in the contact hole, the core oxide layer is stacked, leaving only the portion where the charge storage electrode is to be formed by masking etching, and then etching the lower charge storage electrode (Charge Storage Node). Will form.
한편, 하부 전극에 유전체 역할을 하는 탄탈륨산화막을 저온에 비정질의 상태로 적층하도록 하고, 급속열처리(RTP; Rapid Thermal Process)공정 혹은 확산로(Furnace)를 이용하여 고온 산화 분위기에서 열처리하여 결정화시키도록 한다.On the other hand, the tantalum oxide film serving as a dielectric on the lower electrode is laminated at low temperature in an amorphous state, and then crystallized by heat treatment in a high temperature oxidizing atmosphere using a rapid thermal process (RTP) process or a diffusion furnace (Furnace). do.
그러나, 비정질 상태에 있는 탄탈륨산화막을 고온 산화 분위기에서 열처리하여 결정화시키면, 하부전극에 적층된 질화박막에 고온의 열이 가하여져서 하부전극을 구성하는 실리콘까지 산화되어 저유전층(SiO2)이 생성되고, 탄탈륨산화막은 작은 결정립을 갖는 다결정체로 상전이 한다. 이러한 하부전극에 형성되는 저유전층은 탄탈륨산화막의 충전용량을 감소시키고, 계면의 불안정성으로 인하여 누설전류를 유발한다.However, when the tantalum oxide film in an amorphous state is crystallized by heat treatment in a high temperature oxidizing atmosphere, high temperature heat is applied to the nitride film laminated on the lower electrode to oxidize to silicon constituting the lower electrode to form a low dielectric layer (SiO 2 ). The tantalum oxide film is phase shifted into a polycrystal having small grains. The low dielectric layer formed on the lower electrode reduces the charge capacity of the tantalum oxide film and causes leakage current due to the instability of the interface.
상기 탄탈륨산화막의 결정립의 크기(Gran Size)가 작으면, 넓은 면적의 결정립계 (Grain Boundary)가 존재하기 때문에 분극(Polarization)의 크기가 작아지고, 이는 결국 유전상수의 감소를 초래하여 충전용량을 감소시킨다.When the grain size of the tantalum oxide film is small, the size of the polarization becomes small because of the large grain boundary, which in turn causes a decrease in the dielectric constant, thereby reducing the charge capacity. Let's do it.
특히, 종래의 방법으로는 하부전극 생성되는 저유전층으로 인하여 탄탈륨등가산화막의 두께를 30Å이하로 형성하는 것이 불가능하였으며, 이 것은 유전율을 낮출 수가 없는 요인으로 작용하므로 소자의 전기적인 특성을 저하시키는 문제점이 있었다.In particular, in the conventional method, it is impossible to form a tantalum equivalent oxide film below 30 mW due to the low dielectric layer generated by the lower electrode, which acts as a factor in which the dielectric constant cannot be lowered. There was this.
본 발명은 이러한 점을 감안하여 안출한 것으로서, 커패시터의 하부전극을 실린더 형상으로 형성하고, 이 하부전극에 유전체 역할을 하는 탄탈륨산화막을 적층한 후에 금속층인 상부전극을 증착한 후, 급속열처리 공정 혹은 확산로내에서 고온으로 열처리하여 탄탈륨산화막을 결정화시키므로 하부전극에 산화가 일어 나지 않는 상태로 그레인사이즈를 조대화시켜 높은 정전용량을 얻는 것이 목적이다.SUMMARY OF THE INVENTION The present invention has been made in view of this point, and a lower electrode of a capacitor is formed in a cylindrical shape, a tantalum oxide film serving as a dielectric is deposited on the lower electrode, and a metal layer is deposited on the upper electrode, followed by a rapid heat treatment process or Since the tantalum oxide film is crystallized by heat treatment at a high temperature in the diffusion furnace, the purpose is to obtain a high capacitance by coarsening the grain size in a state in which the lower electrode is not oxidized.
도 1 내지 도 3은 본 발명에 따른 탄탈륨산화막 커패시터의 형성방법을 순차적으로 보인 도면이다.1 to 3 are views sequentially showing a method of forming a tantalum oxide film capacitor according to the present invention.
*도면의 주요 부분에 대한 부호의 설명** Description of the symbols for the main parts of the drawings *
10 : 반도체기판 20 : 층간절연막10 semiconductor substrate 20 interlayer insulating film
25 : 콘택홀 30 : 전하저장전극25 contact hole 30 charge storage electrode
40 : 질화막 50 : 탄탈륨산화막40 nitride film 50 tantalum oxide film
60 : 상부전극60: upper electrode
이러한 목적은 반도체기판 상에 층간절연막을 적층하고 마스킹식각으로 콘택홀을 형성한 후 도핑된 비정질의 폴리실리콘층으로 홈부를 갖는 하부전극을 형성하는 단계와; 상기 하부 전극에 탄탈륨산화막을 적층하기 전에 전처리공정으로 질화막을 적층하는 단계와; 상기 단계 후에 질화막 상에 유전체역할을 하는 탄탈륨산화막을 증착한 후 결함밀도를 줄이기 위하여 저온으로 후처리공정을 수행하는 단계와; 상기 단계 후에 금속층을 적층하여 패터닝하여 상부전극을 형성하는 단계와; 상기 탄탈륨산화막을 결정화하기 위하여 상기 결과물을 고온으로 어닐링하는 단계를 포함한 탄탈륨산화막 커패시터의 제조방법을 제공함으로써 달성된다.The object is to stack an interlayer insulating film on a semiconductor substrate, form a contact hole in a masking etch, and then form a lower electrode having a groove portion with a doped amorphous polysilicon layer; Stacking a nitride film by a pretreatment process before laminating a tantalum oxide film on the lower electrode; After the step of depositing a tantalum oxide film acting as a dielectric on the nitride film and performing a post-treatment process at a low temperature to reduce the defect density; Stacking and patterning a metal layer after the step to form an upper electrode; It is achieved by providing a method for manufacturing a tantalum oxide capacitor comprising the step of annealing the resultant at high temperature to crystallize the tantalum oxide film.
상기 하부전극에는 MPS(MetaStable Poly Silicon)필림을 형성하여 하부전극의 전하저장면적을 증대하도록 한다.An MPS (MetaStable Poly Silicon) film is formed on the lower electrode to increase the charge storage area of the lower electrode.
그리고, 상기 하부전극에 형성되는 MPS필림은 저압화학기상증착법(LPCVD)으로 SiH4,Si2H6또는 SiH2Cl2등의 소오스가스를 사용하여, 570 ∼ 585℃의 온도범위, 0.2Torr ∼ 1Torr 정도의 압력범위에서 3분 내지 10분 정도 증착하여 형성하도록 한다.The MPS film formed on the lower electrode is low pressure chemical vapor deposition (LPCVD) using a source gas such as SiH 4, Si 2 H 6, or SiH 2 Cl 2, and has a temperature range of 570 to 585 ° C., 0.2 Torr to It is formed by depositing about 3 to 10 minutes in a pressure range of about 1 Torr.
그리고, 산기 탄탈륨산화막을 형성하기 전의 상기 질화막을 형성하는 전처리공정은, 20Å미만의 얇은 Si3N4-XOX의 박막을 형성하고, 공정온도는 700 ∼ 1000℃로 하고, 가스는 NH3,N2O, NO, NO2, N2, O2중에 적어도 어느 하나를 선택하여 사용하도록 한다.The pretreatment step of forming the nitride film before forming the acidic tantalum oxide film forms a thin film of Si 3 N 4-X O X of less than 20 kPa, the process temperature is 700 to 1000 ° C, and the gas is NH 3. and to N 2 O, NO, NO 2 , N 2, O 2 , at least selecting any one of the use.
또한, 상기 탄탈륨산화막을 형성하기 전의 상기 질화막을 형성하는 전처리공정은, 저온, 저압에서 플라즈마를 이용하고, 300 ∼ 500℃의 온도범위에서, 가스는 NH3,N2O, NO, NO2, N2, O2중에 적어도 어느 하나를 선택하여 사용하며, RF파워는 30 ∼ 1000Watt의 범위에서, 0.1 ∼ 10Torr의 압력으로 진행하도록 한다.In the pretreatment step of forming the nitride film before forming the tantalum oxide film, plasma is used at a low temperature and low pressure, and the gas is NH 3, N 2 O, NO, NO 2 , in a temperature range of 300 to 500 ° C. At least one of N 2 and O 2 may be selected and used, and the RF power may be performed at a pressure of 0.1 to 10 Torr in the range of 30 to 1000 Watts.
그리고, 상기 탄탈륨산화막을 형성하기 전의 상기 질화막을 형성하는 전처리공정은, 저압화학기상증착법(LPCVD)으로 Si3N4박막을 15 ∼ 35 Å의 두께로 증착하고, 500 ∼ 800℃의 온도범위, 압력은 0.1 ∼ 10Torr의 압력에서, 실리콘 소오스로 SiH4,Si2H6또는 SiH2Cl2등의 소오스가스(Source Gas)중에 적어도 어느 하나를 선택하여 사용하며, 질소 소오스로 NH3혹은 N2가스를 사용하여 형성하도록 한다.In the pretreatment step of forming the nitride film before the tantalum oxide film is formed, the Si 3 N 4 thin film is deposited by a low pressure chemical vapor deposition (LPCVD) to a thickness of 15 to 35 kPa, the temperature range of 500 to 800 ° C., The pressure is selected from at least one of source gases such as SiH 4, Si 2 H 6, or SiH 2 Cl 2 as a silicon source at a pressure of 0.1 to 10 Torr , and NH 3 or N 2 as a nitrogen source. Use gas to form.
상기 탄탈륨산화막은 CVD(Chemical Vapor Deposition)법으로, 0.1 ∼10Torr의 압력으로, 250 ∼ 500℃의 온도범위에서 증착하도록 한다.The tantalum oxide film is deposited by a chemical vapor deposition (CVD) method at a temperature in the range of 250 to 500 ° C. at a pressure of 0.1 to 10 Torr.
상기 탄탈륨산화막의 후 처리공정은 N2O, NO, NO2, O2등의 가스를 프라즈마 상태로 여기시켜 탄탈륨산화막을 저온 산화시키고, 온도범위는 350 ∼ 500℃ 범위에서 진행한다.In the post-treatment process of the tantalum oxide film, gases such as N 2 O, NO, NO 2 and O 2 are excited in a plasma state to oxidize the tantalum oxide film at low temperature, and the temperature range is 350 to 500 ° C.
또한, 상기 탄탈륨산화막의 후 처리공정은 O3가스를 UV로 여기 시켜 저온 산화시키거나, H2O 가스로 저온 산화시킬 수 있다.In addition, the post-treatment process of the tantalum oxide film may be oxidized at low temperature by exciting the O 3 gas with UV or at low temperature with H 2 O gas.
상기 상부전극은 TiN, Pt, RuO2, Ru, Ir, IrO3중에 어느 하나를 산택하여 사용한다.The upper electrode may be any one selected from TiN, Pt, RuO 2 , Ru, Ir, and IrO 3 .
그리고, 상기 탄탈륨산화막을 고온으로 열처리하는 공정은 급속열처리(RTP ; Papid Thermal Process)공정으로 진행하고, 600 ∼ 1100℃의 온도범위에서, 불활성가스 사용하여, 300초 미만동안, 10 Torr 미만의 압력으로 진행하도록 한다.The tantalum oxide film is subjected to a high temperature heat treatment in a rapid thermal treatment (RTP) process, and the pressure is less than 10 Torr for less than 300 seconds using an inert gas in a temperature range of 600 to 1100 ° C. Proceed to
그리고, 상기 탄탈륨산화막을 고온으로 열처리하는 공정은 확산로(Furnace)를 사용하여 진행하고, 600 ∼ 850℃의 온도범위에서, 불활성가스를 사용하여, 5분 ∼ 15분 동안 진행한다.The tantalum oxide film is subjected to a high temperature heat treatment using a diffusion furnace, and is performed for 5 to 15 minutes using an inert gas in a temperature range of 600 to 850 ° C.
이하, 첨부한 도면에 의거하여 본 발명에 바람직한 일실시예에 대하여 상세히 설명한다.Hereinafter, preferred embodiments of the present invention will be described in detail with reference to the accompanying drawings.
도 1 내지 도 3은 본 발명에 따른 탄탈륨산화막 커패시터의 형성방법을 순차적으로 보인 도면이다.1 to 3 are views sequentially showing a method of forming a tantalum oxide film capacitor according to the present invention.
본 발명에 따른 공정을 살펴 보면, 도 1에 도시된 바와 같이, 반도체기판 (10)상에 층간절연막(20)을 적층하고, 마스킹식각으로 콘택홀(25)을 형성한 후 도핑된 비정질의 폴리실리콘층으로 홈부(35)를 갖는 하부전극(30)을 형성하는 상태를 도시하고 있다.Referring to the process according to the present invention, as shown in Figure 1, the interlayer insulating film 20 on the semiconductor substrate 10, the contact hole 25 is formed by masking etching and then doped amorphous poly A state in which the lower electrode 30 having the groove portion 35 is formed of the silicon layer is illustrated.
이 때, 상기 하부전극(30)에 MPS필림을 형성하되, 저압화학기상증착법으로 SiH4,Si2H6또는 SiH2Cl2등의 소오스가스를 사용하여, 570 ∼ 585℃의 온도범위, 0.2Torr ∼ 1Torr 정도의 압력범위에서 3분 내지 10분정도 증착하여 형성하도록 한다.In this case, an MPS film is formed on the lower electrode 30, but using a source gas such as SiH 4, Si 2 H 6, or SiH 2 Cl 2 by low pressure chemical vapor deposition, a temperature range of 570 to 585 ° C., 0.2 It is formed by depositing about 3 to 10 minutes in a pressure range of about Torr to 1 Torr.
그리고, 상기 하부 전극에 탄탈륨산화막을 형성하기 전의 전처리공정으로 질화막(40)을 적층하도록 한다.Then, the nitride film 40 is laminated in the pretreatment process before the tantalum oxide film is formed on the lower electrode.
상기 탄탈륨산화막(50)을 형성 전의 상기 질화막(40)을 형성하는 전처리공정은, 20Å미만의 얇은 Si3N4-XOX의 박막을 형성하고, 공정온도는 700 ∼ 1000℃로 하고, 가스는 NH3,N2O, NO, NO2, N2, O2중에 적어도 어느 하나를 선택하여 사용하도록 한다.In the pretreatment step of forming the nitride film 40 before the tantalum oxide film 50 is formed, a thin film of Si 3 N 4-X O X of less than 20 kPa is formed, and the process temperature is 700 to 1000 ° C. At least one selected from NH 3, N 2 O, NO, NO 2 , N 2 , O 2 to be used.
그리고, 상기 탄탈륨산화막(50)을 형성 전의 상기 질화막(40)을 형성하는 전처리공정은, 저온, 저압에서 플라즈마를 이용하고, 300 ∼ 500℃의 온도범위에서, 가스는 NH3,N2O, NO, NO2, N2, O2중에 적어도 어느 하나를 선택하여 사용하며, RF파워는 30 ∼ 1000Watt의 범위에서, 0.1 ∼ 10Torr의 압력을 진행하도록한다.In the pretreatment step of forming the nitride film 40 before the tantalum oxide film 50 is formed, a plasma is used at a low temperature and low pressure, and the gas is NH 3, N 2 O, At least one of NO, NO 2 , N 2 and O 2 is selected and used, and the RF power is in the range of 30-1000 Watts, and the pressure of 0.1-10 Torr is advanced.
상기 탄탈륨산화막(50)을 형성 전의 상기 질화막(40)을 형성하는 전처리공정은 저압화학기상증착법으로, Si3N4박막을 15 ∼ 35 Å의 두께로 증착하고, 500 ∼ 800℃의 온도범위, 압력은 0.1 ∼ 10Torr의 압력에서, 실리콘 소오스로 SiH4,Si2H6또는 SiH2Cl2등의 소오스가스중에 적어도 어느 하나를 선택하여 사용하며, 질소 소오스로 NH3혹은 N2가스를 사용하여 형성하도록 한다.The pretreatment step of forming the nitride film 40 before forming the tantalum oxide film 50 is a low pressure chemical vapor deposition method, depositing a Si 3 N 4 thin film to a thickness of 15 to 35 kPa, the temperature range of 500 ~ 800 ℃, At a pressure of 0.1 to 10 Torr, at least one selected from a source gas such as SiH 4, Si 2 H 6, or SiH 2 Cl 2 is used as the silicon source, and NH 3 or N 2 gas is used as the nitrogen source. To form.
도 2는 상기 단계 후에 질화막 상에 유전체 역할을 하는 탄탈륨산화막을 증착한 후 결함밀도를 줄이기 위하여 저온으로 후 처리공정을 수행하는 상태를 도시하고 있다.FIG. 2 illustrates a state in which a post-treatment process is performed at a low temperature to reduce defect density after depositing a tantalum oxide film serving as a dielectric on a nitride film after the step.
상기 탄탈륨산화막(50)은 CVD(Chemical Vapor Deposition)법으로, 0.1 ∼10Torr의 압력으로, 250 ∼ 500℃의 온도범위에서 증착하도록 하고, 상기 탄탈륨산화막(50)의 후 처리공정은 N2O, NO, NO2, O2등의 가스를 프라즈마 상태로 여기시켜 탄탈륨산화막을 저온 산화시키고, 온도범위는 350 ∼ 500℃ 범위에서 진행하도록 한다.The tantalum oxide film 50 is deposited by a chemical vapor deposition (CVD) method at a temperature in the range of 250 to 500 ° C. at a pressure of 0.1 to 10 Torr, and the post-treatment process of the tantalum oxide film 50 is performed using N 2 O, Gases such as NO, NO 2 and O 2 are excited in a plasma state to oxidize the tantalum oxide film at low temperature, and the temperature range is allowed to proceed in the range of 350 to 500 ° C.
또는, 상기 탄탈륨산화막(50)의 후 처리공정은 O3가스를 UV로 여기 시켜 저온 산화시키거나, H2O 가스로 저온 산화시키도록 한다.Alternatively, the post-treatment process of the tantalum oxide film 50 may excite O 3 gas to UV to oxidize at low temperature, or to oxidize at low temperature to H 2 O gas.
도 3은 상기 단계 후에 금속층을 적층하여 패터닝하여 상부전극(60)을 형성한 후, 상기 탄탈륨산화막을 결정화하기 위하여 상기 결과물을 고온으로 어닐링하는 상태를 도시하고 있다.FIG. 3 illustrates a state in which the resultant is annealed at a high temperature to crystallize the tantalum oxide film after forming the upper electrode 60 by stacking and patterning a metal layer after the step.
이 때, 상기 상부전극(60)은 TiN, Pt, RuO2, Ru, Ir, IrO3중에 어느 하나를 산택하여 사용하도록 한다.In this case, the upper electrode 60 selects and uses any one of TiN, Pt, RuO 2 , Ru, Ir, and IrO 3 .
그리고, 상기 탄탈륨산화막(50)의 고온 어닐링공정은 급속열처리공정(RTP)으로 진행하고, 600 ∼ 1100℃의 온도범위에서, 불활성가스 사용하여, 300초 미만동안 진행하고, 10 Torr 미만의 압력으로 진행한다.Then, the high temperature annealing process of the tantalum oxide film 50 proceeds to a rapid heat treatment process (RTP), and in the temperature range of 600 to 1100 ° C., using an inert gas for less than 300 seconds, at a pressure of less than 10 Torr. Proceed.
또한, 상기 탄탈륨산화막(50)의 고온 어닐링공정은 확산로(Furnace)를 사용하여 진행하고, 600 ∼ 850℃의 온도범위에서, 불활성가스를 사용하여, 5분 ∼ 15분 동안 진행하여서 상기 탄탈륨산화막(50)을 결정화시키도록 한다.In addition, the high temperature annealing process of the tantalum oxide film 50 is carried out using a diffusion furnace (furnace), in the temperature range of 600 ~ 850 ℃, using an inert gas for 5 minutes to 15 minutes, the tantalum oxide film Crystallize (50).
이 때, 고온 어닐링공정을 진행하더라도, 종래와 같이, 탄탈륨산화막(50)에 직접적으로 고온의 열을 가하지 않으므로 하부전극(30)의 실리콘이 질화막(40)과 반응하여 저유전층(SiO2)을 형성하는 것을 방지하여 탄탈륨산화막(50)의 두께를 얇게 유지할 수 있다.At this time, even if the high temperature annealing process is performed, since the high temperature heat is not directly applied to the tantalum oxide film 50, silicon of the lower electrode 30 reacts with the nitride film 40 to form a low dielectric layer (SiO 2 ). The thickness of the tantalum oxide film 50 can be kept thin by preventing the formation thereof.
따라서, 본 발명에 따른 탄탈륨산화막 커패시터의 제조방법을 이용하게 되면, 커패시터의 하부전극을 실린더 형상으로 형성하고, 이 하부전극에 유전 역할을하는 탄탈륨산화막을 적층한 후에 금속층인 상부전극 증착한 후, 급속열처리 공정 혹은 확산로내에서 고온으로 열처리하여 탄탈륨산화막을 결정화시키므로 하부전극에 산화가 일어 나지 않으므로 저유전층의 형성을 방지하여 탄탈륨산화막의 그레인사이즈를 조대화시켜 높은 정전용량을 얻도록 하는 매우 유용하고 효과적인 발명이다.Therefore, when using the method for manufacturing a tantalum oxide film capacitor according to the present invention, after forming the lower electrode of the capacitor in a cylindrical shape, after depositing a tantalum oxide film that plays a dielectric role on the lower electrode, and depositing a metal electrode of the upper electrode, Since the tantalum oxide film is crystallized by heat treatment at a high temperature in a rapid heat treatment process or a diffusion furnace, since the lower electrode does not oxidize, it is very useful to obtain a high capacitance by coarsening grain size of the tantalum oxide film by preventing formation of a low dielectric layer. And effective invention.
즉, 종래의 방식은 탄탈륨등가산화막의 두께를 30Å이하로 줄이는 것이 어려웠으나, 본 발명의 공정을 이용하면, 25Å이하의 두께로 줄이는 것이 가능하며, 탄탈륨산화막의 상부면에 적층된 금속층으로 인하여 고온 열처리공정을 진행하면 탄탈륨산화막의 온도가 급속하고 현저하게 상승하여 조직의 결정화가 매우 급속하게 일어 나며, 그레인사이즈가 조대화되어 결함밀도가 줄어들고 유전율이 상승하게 되어 커패시터의 전하저장능력이 증대하게 되는 장점을 지닌다.That is, in the conventional method, it was difficult to reduce the thickness of the tantalum equivalent oxide film to 30 kPa or less, but using the process of the present invention, it is possible to reduce the thickness to 25 kPa or less, and due to the metal layer laminated on the upper surface of the tantalum oxide film, As the heat treatment process proceeds, the temperature of tantalum oxide film rises rapidly and remarkably, resulting in crystallization of the structure very rapidly, grain size increases, defect density decreases, dielectric constant increases, and the charge storage capacity of the capacitor increases. Has advantages
Claims (14)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019990036708A KR100611386B1 (en) | 1999-08-31 | 1999-08-31 | Method For Treating The High Temperature Of Tantalium Oxide Capacitor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019990036708A KR100611386B1 (en) | 1999-08-31 | 1999-08-31 | Method For Treating The High Temperature Of Tantalium Oxide Capacitor |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20010020024A true KR20010020024A (en) | 2001-03-15 |
KR100611386B1 KR100611386B1 (en) | 2006-08-11 |
Family
ID=19609530
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019990036708A KR100611386B1 (en) | 1999-08-31 | 1999-08-31 | Method For Treating The High Temperature Of Tantalium Oxide Capacitor |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100611386B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100468774B1 (en) * | 2002-11-26 | 2005-01-29 | 삼성전자주식회사 | Method for manufacturing semiconductor device |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63312664A (en) * | 1987-06-16 | 1988-12-21 | Toshiba Corp | Manufacture of capacitor for semiconductor device |
KR0155879B1 (en) * | 1995-09-13 | 1998-12-01 | 김광호 | Method of manufacturing ta2o5 dielectric film capacity |
KR19980037969A (en) * | 1996-11-22 | 1998-08-05 | 김광호 | Capacitor Formation Method Using Tantalum Oxide Film as Dielectric Film |
KR100325428B1 (en) * | 1998-11-19 | 2002-07-08 | 윤종용 | a method of forming a tantalum oxide containing capacitor |
-
1999
- 1999-08-31 KR KR1019990036708A patent/KR100611386B1/en not_active IP Right Cessation
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100468774B1 (en) * | 2002-11-26 | 2005-01-29 | 삼성전자주식회사 | Method for manufacturing semiconductor device |
US7172946B2 (en) | 2002-11-26 | 2007-02-06 | Samsung Electronics Co., Ltd. | Methods for forming semiconductor devices including thermal processing |
US7335550B2 (en) | 2002-11-26 | 2008-02-26 | Samsung Electronics Co., Ltd. | Methods for forming semiconductor devices including thermal processing |
Also Published As
Publication number | Publication date |
---|---|
KR100611386B1 (en) | 2006-08-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6656789B2 (en) | Capacitor for highly-integrated semiconductor memory devices and a method for manufacturing the same | |
US6673668B2 (en) | Method of forming capacitor of a semiconductor memory device | |
US6525364B1 (en) | Capacitor for semiconductor memory device and method of manufacturing the same | |
US6656788B2 (en) | Method for manufacturing a capacitor for semiconductor devices | |
KR20020083772A (en) | capacitor of semiconductor device and method for fabricating the same | |
US7371670B2 (en) | Method for forming a (TaO)1-x(TiO)xN dielectric layer in a semiconductor device | |
KR100359860B1 (en) | Capacitor Formation Method of Semiconductor Device | |
US6541330B1 (en) | Capacitor for semiconductor memory device and method of manufacturing the same | |
US6777740B2 (en) | Capacitor for semiconductor memory device and method of manufacturing the same | |
KR100618684B1 (en) | CAPACITOR HAVING TaON DIELECTRIC LAYER IN SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME | |
KR100305076B1 (en) | Method For Forming The Charge Storage Storage Electrode Of Capacitor | |
KR100519514B1 (en) | Method of forming capacitor provied with TaON dielectric layer | |
KR100342873B1 (en) | Method for forming capacitor of semiconductor device | |
KR100611386B1 (en) | Method For Treating The High Temperature Of Tantalium Oxide Capacitor | |
KR100671604B1 (en) | Method of manufacturing a capacitor in a semiconductor device | |
KR100882090B1 (en) | Method for fabricating capacitor of semiconductor device | |
KR100327587B1 (en) | Method of forming capacitor provided with TaON dielectric layer | |
KR100414868B1 (en) | Method for fabricating capacitor | |
KR100437618B1 (en) | METHOD FOR FORMING SEMICONDUCTOR CAPACITOR USING (Ta-Ti)ON DIELECTRIC THIN FILM | |
KR100434701B1 (en) | Method for manufacturing capacitor of semiconductor device | |
KR100549567B1 (en) | Capacitor Formation Method of Semiconductor Device | |
KR20020017834A (en) | Method for manufacturing capacitor in semiconductor device | |
US6716717B2 (en) | Method for fabricating capacitor of semiconductor device | |
KR100380269B1 (en) | Method for manufacturing capacitor in semiconductor device | |
KR20010059236A (en) | Method of forming capacitor provided with TaON dielectric layer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20100726 Year of fee payment: 5 |
|
LAPS | Lapse due to unpaid annual fee |