KR101746819B1 - 조건부 채널 라우팅 및 인-플래이스 기능성을 갖는 재구성 가능한 명령 셀 어레이 - Google Patents

조건부 채널 라우팅 및 인-플래이스 기능성을 갖는 재구성 가능한 명령 셀 어레이 Download PDF

Info

Publication number
KR101746819B1
KR101746819B1 KR1020157036500A KR20157036500A KR101746819B1 KR 101746819 B1 KR101746819 B1 KR 101746819B1 KR 1020157036500 A KR1020157036500 A KR 1020157036500A KR 20157036500 A KR20157036500 A KR 20157036500A KR 101746819 B1 KR101746819 B1 KR 101746819B1
Authority
KR
South Korea
Prior art keywords
output
multiplexer
decoder
circuit
switch box
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020157036500A
Other languages
English (en)
Korean (ko)
Other versions
KR20160015275A (ko
Inventor
이오아니스 노우시아스
새미 카왐
마크 이안 로이 뮤어
Original Assignee
퀄컴 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 퀄컴 인코포레이티드 filed Critical 퀄컴 인코포레이티드
Publication of KR20160015275A publication Critical patent/KR20160015275A/ko
Application granted granted Critical
Publication of KR101746819B1 publication Critical patent/KR101746819B1/ko
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
    • G06F15/7871—Reconfiguration support, e.g. configuration loading, configuration switching, or hardware OS
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/57—Arithmetic logic units [ALU], i.e. arrangements or devices for performing two or more of the operations covered by groups G06F7/483 – G06F7/556 or for performing logical operations

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Logic Circuits (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computing Systems (AREA)
  • Multi Processors (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
KR1020157036500A 2013-05-29 2014-05-27 조건부 채널 라우팅 및 인-플래이스 기능성을 갖는 재구성 가능한 명령 셀 어레이 Expired - Fee Related KR101746819B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/905,032 US9465758B2 (en) 2013-05-29 2013-05-29 Reconfigurable instruction cell array with conditional channel routing and in-place functionality
US13/905,032 2013-05-29
PCT/US2014/039612 WO2014193851A2 (en) 2013-05-29 2014-05-27 Reconfigurable instruction cell array with conditional channel routing and in-place functionality

Publications (2)

Publication Number Publication Date
KR20160015275A KR20160015275A (ko) 2016-02-12
KR101746819B1 true KR101746819B1 (ko) 2017-06-13

Family

ID=51168336

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020157036500A Expired - Fee Related KR101746819B1 (ko) 2013-05-29 2014-05-27 조건부 채널 라우팅 및 인-플래이스 기능성을 갖는 재구성 가능한 명령 셀 어레이

Country Status (6)

Country Link
US (1) US9465758B2 (enExample)
EP (1) EP3005140A2 (enExample)
JP (1) JP6130058B2 (enExample)
KR (1) KR101746819B1 (enExample)
CN (1) CN105247505B (enExample)
WO (1) WO2014193851A2 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170083313A1 (en) * 2015-09-22 2017-03-23 Qualcomm Incorporated CONFIGURING COARSE-GRAINED RECONFIGURABLE ARRAYS (CGRAs) FOR DATAFLOW INSTRUCTION BLOCK EXECUTION IN BLOCK-BASED DATAFLOW INSTRUCTION SET ARCHITECTURES (ISAs)
US20190235863A1 (en) * 2018-01-31 2019-08-01 Qualcomm Incorporated Sort instructions for reconfigurable computing cores
DE102019006293A1 (de) * 2019-09-05 2021-03-11 PatForce GmbH Switchbox

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8155113B1 (en) 2004-12-13 2012-04-10 Massachusetts Institute Of Technology Processing data in a parallel processing environment

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3308770B2 (ja) * 1994-07-22 2002-07-29 三菱電機株式会社 情報処理装置および情報処理装置における計算方法
US5956518A (en) 1996-04-11 1999-09-21 Massachusetts Institute Of Technology Intermediate-grain reconfigurable processing device
US7183796B2 (en) * 2002-03-18 2007-02-27 Nxp Bv. Configuration memory implementation for LUT-based reconfigurable logic architectures
US7193994B1 (en) 2002-08-16 2007-03-20 Intel Corporation Crossbar synchronization technique
US20050289326A1 (en) 2004-06-26 2005-12-29 Hong Kong University Of Science & Technology Packet processor with mild programmability
US20100122105A1 (en) 2005-04-28 2010-05-13 The University Court Of The University Of Edinburgh Reconfigurable instruction cell array
JP5020029B2 (ja) * 2007-11-16 2012-09-05 株式会社メガチップス 画像処理装置
US20090193384A1 (en) 2008-01-25 2009-07-30 Mihai Sima Shift-enabled reconfigurable device
GB2471067B (en) 2009-06-12 2011-11-30 Graeme Roy Smith Shared resource multi-thread array processor
WO2012007799A1 (en) * 2010-07-16 2012-01-19 M.S. Ramaiah School Of Advanced Studies Data interface circuit
US9392640B2 (en) * 2012-10-01 2016-07-12 Freescale Semiconductor, Inc. Method and system for automatically controlling the insertion of control word in CPRI daisy chain configuration

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8155113B1 (en) 2004-12-13 2012-04-10 Massachusetts Institute Of Technology Processing data in a parallel processing environment

Also Published As

Publication number Publication date
US20140359174A1 (en) 2014-12-04
EP3005140A2 (en) 2016-04-13
WO2014193851A3 (en) 2015-03-05
KR20160015275A (ko) 2016-02-12
CN105247505B (zh) 2017-12-12
JP2016520239A (ja) 2016-07-11
US9465758B2 (en) 2016-10-11
CN105247505A (zh) 2016-01-13
WO2014193851A2 (en) 2014-12-04
JP6130058B2 (ja) 2017-05-17

Similar Documents

Publication Publication Date Title
US20120191967A1 (en) Configurable data processing system and method
US9588773B2 (en) Software based application specific integrated circuit
US9081060B2 (en) Buffer testing for reconfigurable instruction cell arrays
KR101746819B1 (ko) 조건부 채널 라우팅 및 인-플래이스 기능성을 갖는 재구성 가능한 명령 셀 어레이
US20190235863A1 (en) Sort instructions for reconfigurable computing cores
EP2965221B1 (en) Parallel configuration of a reconfigurable instruction cell array
EP3044879B1 (en) Serial configuration of a reconfigurable instruction cell array
JP6385962B2 (ja) 埋込み再構成可能コンピューティングのためのスイッチングファブリック
JP2016520239A5 (enExample)
US20050283587A1 (en) Multidimensional processor architecture
US10289382B2 (en) Selectively combinable directional shifters
JP2010086256A (ja) 並列処理型プロセッサ
JP2008287582A (ja) 動的再構成デバイス

Legal Events

Date Code Title Description
E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

A201 Request for examination
A302 Request for accelerated examination
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

PA0302 Request for accelerated examination

St.27 status event code: A-1-2-D10-D17-exm-PA0302

St.27 status event code: A-1-2-D10-D16-exm-PA0302

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000

PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20200608

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20200608