KR101291525B1 - 에러 정정 디바이스 및 그 방법 - Google Patents

에러 정정 디바이스 및 그 방법 Download PDF

Info

Publication number
KR101291525B1
KR101291525B1 KR1020087020334A KR20087020334A KR101291525B1 KR 101291525 B1 KR101291525 B1 KR 101291525B1 KR 1020087020334 A KR1020087020334 A KR 1020087020334A KR 20087020334 A KR20087020334 A KR 20087020334A KR 101291525 B1 KR101291525 B1 KR 101291525B1
Authority
KR
South Korea
Prior art keywords
memory
error
error correction
data
memory location
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020087020334A
Other languages
English (en)
Korean (ko)
Other versions
KR20080098613A (ko
Inventor
윌리엄 씨. 모이어
Original Assignee
프리스케일 세미컨덕터, 인크.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=38475622&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=KR101291525(B1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by 프리스케일 세미컨덕터, 인크. filed Critical 프리스케일 세미컨덕터, 인크.
Publication of KR20080098613A publication Critical patent/KR20080098613A/ko
Application granted granted Critical
Publication of KR101291525B1 publication Critical patent/KR101291525B1/ko
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1048—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using arrangements adapted for a specific error detection or correction feature
    • G06F11/1052—Bypassing or disabling error detection or correction
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
KR1020087020334A 2006-02-21 2007-01-18 에러 정정 디바이스 및 그 방법 Expired - Fee Related KR101291525B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/359,329 2006-02-21
US11/359,329 US7617437B2 (en) 2006-02-21 2006-02-21 Error correction device and method thereof
PCT/US2007/060659 WO2007103590A2 (en) 2006-02-21 2007-01-18 Error correction device and method thereof

Publications (2)

Publication Number Publication Date
KR20080098613A KR20080098613A (ko) 2008-11-11
KR101291525B1 true KR101291525B1 (ko) 2013-08-08

Family

ID=38475622

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020087020334A Expired - Fee Related KR101291525B1 (ko) 2006-02-21 2007-01-18 에러 정정 디바이스 및 그 방법

Country Status (5)

Country Link
US (1) US7617437B2 (https=)
JP (1) JP5232018B2 (https=)
KR (1) KR101291525B1 (https=)
TW (1) TWI421679B (https=)
WO (1) WO2007103590A2 (https=)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7783955B2 (en) * 2006-01-18 2010-08-24 Sandisk Il Ltd. Method for implementing error-correction codes in flash memory
EP1980946B1 (en) * 2006-01-31 2013-05-29 Fujitsu Limited Error correction code generation method and memory management device
US8725975B2 (en) * 2007-01-03 2014-05-13 Freescale Semiconductor, Inc. Progressive memory initialization with waitpoints
EP2169555A4 (en) * 2007-06-20 2011-01-05 Fujitsu Ltd CACHE CONTROL, CACHE CONTROL PROCEDURE AND CACHE CONTROL PROGRAM
US8239732B2 (en) * 2007-10-30 2012-08-07 Spansion Llc Error correction coding in flash memory devices
FR2928769B1 (fr) * 2008-03-14 2012-07-13 Airbus France Dispositif permettant l'utilisation d'un composant programmable dans un environnement radiatif naturel
US8122308B2 (en) * 2008-06-25 2012-02-21 Intel Corporation Securely clearing an error indicator
US8112649B2 (en) * 2009-03-17 2012-02-07 Empire Technology Development Llc Energy optimization through intentional errors
JP4905510B2 (ja) * 2009-06-29 2012-03-28 富士通株式会社 ストレージ制御装置及びストレージ装置のデータ回復方法
US8738995B2 (en) 2009-09-10 2014-05-27 Hewlett-Packard Development Company, L.P. Memory subsystem having a first portion to store data with error correction code information and a second portion to store data without error correction code information
JP4837121B1 (ja) * 2010-06-23 2011-12-14 株式会社東芝 データ記憶装置及びデータ書き込み方法
US8990660B2 (en) 2010-09-13 2015-03-24 Freescale Semiconductor, Inc. Data processing system having end-to-end error correction and method therefor
US8549379B2 (en) * 2010-11-19 2013-10-01 Xilinx, Inc. Classifying a criticality of a soft error and mitigating the soft error based on the criticality
US8738993B2 (en) * 2010-12-06 2014-05-27 Intel Corporation Memory device on the fly CRC mode
US8560892B2 (en) 2010-12-14 2013-10-15 Medtronic, Inc. Memory with selectively writable error correction codes and validity bits
US8566672B2 (en) 2011-03-22 2013-10-22 Freescale Semiconductor, Inc. Selective checkbit modification for error correction
US8607121B2 (en) * 2011-04-29 2013-12-10 Freescale Semiconductor, Inc. Selective error detection and error correction for a memory interface
US8990657B2 (en) 2011-06-14 2015-03-24 Freescale Semiconductor, Inc. Selective masking for error correction
US8522091B1 (en) 2011-11-18 2013-08-27 Xilinx, Inc. Prioritized detection of memory corruption
US9612901B2 (en) * 2012-03-30 2017-04-04 Intel Corporation Memories utilizing hybrid error correcting code techniques
US9411678B1 (en) * 2012-08-01 2016-08-09 Rambus Inc. DRAM retention monitoring method for dynamic error correction
MY180992A (en) * 2013-03-13 2020-12-15 Intel Corp Memory latency management
US9696920B2 (en) * 2014-06-02 2017-07-04 Micron Technology, Inc. Systems and methods for improving efficiencies of a memory system
US9852811B2 (en) * 2014-11-13 2017-12-26 Macronix International Co., Ltd. Device and method for detecting controller signal errors in flash memory
US9423972B2 (en) * 2014-11-17 2016-08-23 Freescale Semiconductor, Inc. Error recovery in a data processing system which implements partial writes
CN105607726B (zh) * 2015-12-24 2018-11-23 浪潮(北京)电子信息产业有限公司 一种降低高性能计算集群内存功耗的方法及装置
US11990199B2 (en) * 2021-01-21 2024-05-21 Micron Technology, Inc. Centralized error correction circuit

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050283650A1 (en) 2004-06-04 2005-12-22 Yan Zhang Method and system for detecting and correcting errors while accessing memory devices in microprocessor systems

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6384647U (https=) * 1986-11-21 1988-06-03
JPH04364552A (ja) * 1991-06-12 1992-12-16 Nec Corp パリティ監視回路付きメモリ回路
JPH10289164A (ja) * 1997-04-16 1998-10-27 Mitsubishi Electric Corp メモリ制御方法およびメモリ制御装置
US6119248A (en) * 1998-01-26 2000-09-12 Dell Usa L.P. Operating system notification of correctable error in computer information
TW200517836A (en) * 2003-11-18 2005-06-01 Jtek Technology Corp Buffer control framework and method between different memories
US6980873B2 (en) * 2004-04-23 2005-12-27 Taiwan Semiconductor Manufacturing Company, Ltd. System and method for real-time fault detection, classification, and correction in a semiconductor manufacturing environment
TWI294126B (en) * 2004-06-30 2008-03-01 Hon Hai Prec Ind Co Ltd System and method for testing memory
US20060143551A1 (en) * 2004-12-29 2006-06-29 Intel Corporation Localizing error detection and recovery

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050283650A1 (en) 2004-06-04 2005-12-22 Yan Zhang Method and system for detecting and correcting errors while accessing memory devices in microprocessor systems

Also Published As

Publication number Publication date
US7617437B2 (en) 2009-11-10
WO2007103590A3 (en) 2008-12-04
KR20080098613A (ko) 2008-11-11
TW200801932A (en) 2008-01-01
WO2007103590A2 (en) 2007-09-13
US20070220354A1 (en) 2007-09-20
JP5232018B2 (ja) 2013-07-10
TWI421679B (zh) 2014-01-01
JP2009527820A (ja) 2009-07-30

Similar Documents

Publication Publication Date Title
KR101291525B1 (ko) 에러 정정 디바이스 및 그 방법
JP4071940B2 (ja) メモリ設計のための共有式誤り訂正
US8266498B2 (en) Implementation of multiple error detection schemes for a cache
KR102002925B1 (ko) 메모리 모듈, 그것을 포함하는 메모리 시스템, 그것의 구동 방법
US8627169B2 (en) Method and apparatus for dynamically configurable multi level error correction
US20070268905A1 (en) Non-volatile memory error correction system and method
US9003247B2 (en) Remapping data with pointer
CN108665939B (zh) 为存储器提供ecc的方法与装置
US20080177938A1 (en) Hybrid hard disk drive, computer system including the same, and flash memory DMA circuit for hybrid HDD
EP0989492A2 (en) Technique for correcting single-bit errors in caches with sub-block parity bits
US20130139007A1 (en) Nonvolatile cache memory, processing method of nonvolatile cache memory, and computer system
US7404137B2 (en) Method and related apparatus for performing error checking-correcting
US20120117428A1 (en) Cache memory system
US20100250857A1 (en) Cache controlling apparatus, information processing apparatus and computer-readable recording medium on or in which cache controlling program is recorded
WO2009117251A1 (en) Optimizing storage of common patterns in flash memory
US20140026011A1 (en) Memory with Dynamic Error Detection and Correction
US7739557B2 (en) Method, system and program product for autonomous error recovery for memory devices
JP2012509525A (ja) データ処理システム及び方法
KR20170102723A (ko) 캐시 메모리 장치 및 그것의 동작 방법
US20050028061A1 (en) Data storage method with error correction
CN103593252B (zh) 具有动态错误侦测及更正的存储器
US6901551B1 (en) Method and apparatus for protection of data utilizing CRC
US7689895B2 (en) On-the fly error checking and correction CODEC system and method for supporting non-volatile memory
US9304854B2 (en) Semiconductor device and operating method thereof
WO2007088597A1 (ja) エラー訂正コード生成方法及びメモリ管理装置

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

A201 Request for examination
E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

FPAY Annual fee payment

Payment date: 20160713

Year of fee payment: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20170726

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20170726