KR101174630B1 - Display panel and display apparatus - Google Patents

Display panel and display apparatus Download PDF

Info

Publication number
KR101174630B1
KR101174630B1 KR1020050106106A KR20050106106A KR101174630B1 KR 101174630 B1 KR101174630 B1 KR 101174630B1 KR 1020050106106 A KR1020050106106 A KR 1020050106106A KR 20050106106 A KR20050106106 A KR 20050106106A KR 101174630 B1 KR101174630 B1 KR 101174630B1
Authority
KR
South Korea
Prior art keywords
liquid crystal
ground
substrate
gate driver
crystal panel
Prior art date
Application number
KR1020050106106A
Other languages
Korean (ko)
Other versions
KR20070048974A (en
Inventor
고정무
김영조
Original Assignee
엘지디스플레이 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 엘지디스플레이 주식회사 filed Critical 엘지디스플레이 주식회사
Priority to KR1020050106106A priority Critical patent/KR101174630B1/en
Publication of KR20070048974A publication Critical patent/KR20070048974A/en
Application granted granted Critical
Publication of KR101174630B1 publication Critical patent/KR101174630B1/en

Links

Images

Classifications

    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1345—Conductors connecting electrodes to cell terminals
    • G02F1/13452—Conductors connecting driver circuitry and terminals of panels
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1345—Conductors connecting electrodes to cell terminals
    • G02F1/13454—Drivers integrated on the active matrix substrate
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136286—Wiring, e.g. gate line, drain line
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3696—Generation of voltages supplied to electrode drivers
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B32—LAYERED PRODUCTS
    • B32B—LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B2457/00—Electrical equipment
    • B32B2457/20—Displays, e.g. liquid crystal displays, plasma displays
    • B32B2457/202—LCD, i.e. liquid crystal displays
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/13606—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit having means for reducing parasitic capacitance
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F2202/00—Materials and properties
    • G02F2202/22—Antistatic materials or arrangements

Abstract

본 발명은 표시장치에 관한 것으로서, 보다 상세하게는 패널의 접지배선에서 드라이브IC로 유입되는 고주파 리플을 제거하여 드라이브IC의 동작 특성을 개선한 액정패널과 이를 구비한 액정표시장치에 관한 것이다. BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a display device, and more particularly, to a liquid crystal panel having improved operating characteristics of a drive IC by removing high frequency ripple flowing into the drive IC from a ground wiring of the panel, and a liquid crystal display device having the same.

이에 본 발명은, 데이터를 출력하는 소스드라이버와; 스캔신호를 출력하는 게이트드라이버와; 기판의 중앙부에 형성된 복수개의 액정화소와, 상기 기판의 제1단부에 형성되고 상기 게이트드라이버와 연결된 제1접지배선과, 상기 기판의 제2단부에 형성되고 상기 소스드라이버와 연결된 제2접지배선과, 상기 제1접지배선과 제2접지배선 사이에 구성된 제1주파수필터를 구비한 액정패널을 포함하는 액정표시장치를 제공하여, 게이트드라이버로의 노이즈성 전압의 유입을 차단함으로써 게이트드라이버의 수명연장 및 지속적으로 안정된 동작을 수행할 수 있어 결국 표시장치 제품의 경쟁력 제고에 효과적이라 하겠다. Accordingly, the present invention, the source driver for outputting data; A gate driver for outputting a scan signal; A plurality of liquid crystal pixels formed at the center of the substrate, a first ground line formed at the first end of the substrate and connected to the gate driver, and a second ground line formed at the second end of the substrate and connected to the source driver; And providing a liquid crystal panel including a liquid crystal panel having a first frequency filter configured between the first ground line and the second ground line, thereby preventing the influx of a noisy voltage into the gate driver, thereby extending the life of the gate driver. And since it can perform stable operation continuously, it will be effective to enhance the competitiveness of display device products.

Description

액정패널과 이를 구비한 액정표시장치{Display panel and display apparatus}Liquid crystal panel and liquid crystal display device having same {Display panel and display apparatus}

도 1은 일반적인 액정표시장치의 기본 구성을 도시한 블록구성도1 is a block diagram showing a basic configuration of a general liquid crystal display device

도 2는 도 1의 구성 중 액정패널의 구성을 간략히 도시한 도면FIG. 2 is a view schematically illustrating a configuration of a liquid crystal panel among the components of FIG. 1.

도 3은 종래 기술에 따른 액정표시장치의 접지배선 구조를 도시한 도면3 is a diagram illustrating a ground wiring structure of a liquid crystal display according to the related art.

도 4는 도 3의 액정표시장치에서 데이터 전압의 누적에 의해 게이트드라이버로 유입되는 전압리플(Vr)의 발생을 설명하기 위한 신호그래프FIG. 4 is a signal graph illustrating the generation of voltage ripple Vr flowing into the gate driver by accumulating data voltages in the liquid crystal display of FIG. 3.

도 5는 본 발명에 따른 액정표시장치의 접지배선 구조를 도시한 도면5 is a diagram illustrating a ground wiring structure of a liquid crystal display according to an exemplary embodiment of the present invention.

도 6은 본 발명에 따른 액정표시장치의 주파수필터에 응용되는 커패시터의 적층 구조를 도시한 도면6 is a view showing a laminated structure of a capacitor applied to the frequency filter of the liquid crystal display according to the present invention;

도 7은 본 발명에 따른 액정표시장치의 공통전압배선과 접지배선과의 연결 구조를 도시한 도면7 is a diagram illustrating a connection structure between a common voltage wiring and a ground wiring of a liquid crystal display according to the present invention.

<도면의 주요부분에 대한 간단한 설명>BRIEF DESCRIPTION OF THE DRAWINGS FIG.

A/A : 액티브영역 50 : 액정패널A / A: active area 50: liquid crystal panel

51 : 더미 영역 52 : 소스드라이버51: dummy area 52: source driver

54 : 게이트드라이버 62 : 제1접지배선54: gate driver 62: first ground wiring

64 : 제2접지배선 70 : 주파수필터64: second ground wiring 70: frequency filter

80 : 정전기차단소자80: static electricity blocking element

본 발명은 표시장치에 관한 것으로서, 보다 상세하게는 표시장치의 접지배선에서 구동IC로 유입되는 고주파 리플을 제거하여 구동IC의 동작 특성을 개선한 액정패널과 이를 구비한 액정표시장치에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a display device, and more particularly, to a liquid crystal panel having an improved operating characteristic of a drive IC by removing high frequency ripple introduced into the drive IC from a ground wiring of the display device, and a liquid crystal display device having the same.

디스플레이 장치 중 특히 액정표시장치는 소형 및 박형화와 저전력 소모의 장점을 가지며, 노트북 컴퓨터, 사무자동화 기기, 오디오/비디오 기기 등으로 이용되고 있다. 특히, 스위치 소자로서 박막 트랜지스터(Thin Film Transistor : 이하 "TFT"라 함)가 이용되는 액티브 매트릭스 타입의 액정표시장치는 동적인 이미지를 표시하기에 적합하다.Among display devices, liquid crystal display devices have advantages of small size, thinness and low power consumption and are used in notebook computers, office automation devices, audio / video devices, and the like. In particular, an active matrix type liquid crystal display device using a thin film transistor (hereinafter referred to as "TFT") as a switching element is suitable for displaying dynamic images.

도 1은 일반적인 액정표시장치의 기본 구성을 도시한 블록구성도로서, 크게 액정패널(2)과 LCM구동회로부(26)로 구분된다.1 is a block diagram showing a basic configuration of a general liquid crystal display device, which is largely divided into a liquid crystal panel 2 and an LCM driving circuit portion 26. [

각 구성을 보면, 인터페이스(10)는 퍼스널 컴퓨터등과 같은 구동시스템으로부터 LCM구동회로부(26)로 입력되는 데이터(RGB Data) 및 제어신호(입력 클럭, 수평동기신호, 수직동기신호, 데이터 인에이블 신호 등)들을 입력받아 타이밍 컨트롤 러(12)로 공급한다. 주로 구동 시스템으로부터 데이터 및 제어 신호전송을 위해서 LVDS(Low Voltage Differential Signal) 인터페이스와 TTL 인터페이스 등이 사용되고 있다. 또한, 이러한 인터페이스 기능을 모아서 타이밍컨트롤러(12)와 함께 단일 칩(Chip)으로 집적시켜 사용하기도 한다.In each configuration, the interface 10 includes data (RGB Data) and control signals (input clock, horizontal synchronizing signal, vertical synchronizing signal, data enable) input to the LCM driving circuit unit 26 from a driving system such as a personal computer. Signals, etc.) are input to the timing controller 12. LVDS (Low Voltage Differential Signal) interface and TTL interface are mainly used for data and control signal transmission from the drive system. In addition, the interface function may be collected and used together with the timing controller 12 in a single chip.

액정패널(2)은 도 2와 같이, 글라스를 이용한 기판 상에 다수의 데이터라인(DL1~DLm)과 다수의 게이트라인(GL1~GLn)이 교차되어 다수의 화소영역을 형성하며, 각각의 화소영역에는 박막트랜지스터(TFT)와 액정(LC)이 구성되어 화면을 표시한다.2, the liquid crystal panel 2 includes a plurality of data lines DL1 to DLm and a plurality of gate lines GL1 to GLn intersecting each other on a substrate using a glass to form a plurality of pixel regions, A thin film transistor (TFT) and a liquid crystal (LC) are formed in the region to display a screen.

타이밍 컨트롤러(12)는 인터페이스(10)를 통해 입력되는 제어신호를 이용하여 복수개의 드라이브 집적회로들로 구성된 소스드라이버(18)와 복수개의 게이트 드라이버 집적회로들로 구성된 게이트 드라이버(20)를 구동하기 위한 제어신호를 생성한다. 또한 인터페이스(10)를 통해 입력되는 데이터들을 소스드라이버(18)로 전송한다.The timing controller 12 drives a source driver 18 composed of a plurality of drive integrated circuits and a gate driver 20 composed of a plurality of gate driver integrated circuits using a control signal input through the interface 10. Generate a control signal for In addition, the data input through the interface 10 is transmitted to the source driver 18.

기준전압생성부(16)는 소스드라이버(18)에서 사용되는 DAC(Digital To Analog Converter)의 기준전압들을 생성한다. 기준전압들은 패널의 투과율-전압특성을 기준으로 생산자에 의해서 설정된다.The reference voltage generator 16 generates reference voltages of a digital to analog converter (DAC) used in the source driver 18. The reference voltages are set by the manufacturer based on the transmittance-voltage characteristics of the panel.

소스드라이버(18)는 타이밍 컨트롤러(12)로부터 입력되는 제어신호들에 응답하여 입력 데이터의 기준전압들을 선택하고, 선택된 기준전압을 액정패널(2)에 공급하여 액정 분자의 회전 각도를 제어한다.The source driver 18 selects reference voltages of the input data in response to control signals input from the timing controller 12, and supplies the selected reference voltage to the liquid crystal panel 2 to control the rotation angle of the liquid crystal molecules.

게이트드라이버(20)는 타이밍 컨트롤러(12)로부터 입력되는 제어신호들에 응 답하여 액정패널(2)상에 배열된 박막트랜지스터(TFT)들의 온/오프(on/off) 제어를 수행하는데, 액정패널(2) 상의 게이트라인(GL1~GLn)을 1 수평동기 시간씩 순차적으로 인에이블(enable) 시킴으로써 액정패널(2) 상의 박막트랜지스터들(TFT)을 1 라인 분씩 순차적으로 구동시켜 소스드라이버(18)로부터 공급되는 아날로그 영상신호들이 각 박막트랜지스터(TFT)들에 접속된 픽셀들로 인가되도록 한다.The gate driver 20 performs on / off control of thin film transistors (TFTs) arranged on the liquid crystal panel 2 in response to control signals input from the timing controller 12. Source driver 18 by sequentially driving thin film transistors TFT on the liquid crystal panel 2 by one line by sequentially enabling the gate lines GL1 to GLn by one horizontal synchronizing time. The analog image signals supplied from the plurality of pixels are applied to the pixels connected to the respective TFTs.

전원전압생성부(14)는 각 구성부들의 동작전원을 공급하고 액정패널(2)의 공통전극 전압을 생성하여 공급한다.The power supply voltage generating unit 14 supplies the operating power of each of the components and generates and supplies the common electrode voltage of the liquid crystal panel 2.

또한 도시되지는 않았지만 하나 이상의 램프(lamp)를 구비하여 상기 액정패널(2)로 광(light)을 공급하는 백라이트 유닛(Back-light unit)을 더욱 포함한다.Although not shown, the apparatus further includes a backlight unit having one or more lamps to supply light to the liquid crystal panel 2.

상기한 액정표시장치는 도 3에 도시된 바와 같이, 액정패널(2)의 일 측에는 게이트드라이버(20)가 구성되고 타 측에는 소스드라이버(18)가 구성된다. As shown in FIG. 3, the liquid crystal display device includes a gate driver 20 at one side of the liquid crystal panel 2 and a source driver 18 at the other side.

상기 소스드라이버(18)는 상기 액티브영역(A/A)에 구성된 액정화소로 데이터를 출력하고, 상기 게이트드라이버(20)는 상기 데이터출력에 동기하여 스캔신호를 순차 출력한다. The source driver 18 outputs data to the liquid crystal pixels configured in the active area A / A, and the gate driver 20 sequentially outputs scan signals in synchronization with the data output.

이에 상기 액정패널(2)의 액티브영역(A/A) 외 더미영역(Dummy area)(36)에는 상기 게이트드라이버(20)가 상기 소스드라이버(18)로부터 접지전위(ground level voltage)를 제공받을 수 있도록 하는 제1접지배선(32)이 구성되고, 또한 상기 소스드라이버(18)로부터 연장되어 상기 제1접지배선(32)과 연결되는 제2접지배선(34)이 구성된다. Accordingly, the gate driver 20 receives ground level voltage from the source driver 18 in the dummy area 36 other than the active area A / A of the liquid crystal panel 2. The first ground wiring 32 is configured to allow the second ground wiring 32 to extend from the source driver 18 and is connected to the first ground wiring 32.

또한 상기 제2접지배선(34)은 상기 액티브영역(A/A)에 형성된 데이터라인 (DL1~DLm)의 종단부에 구성되는 정전기차단소자(40)와 연결된다.In addition, the second ground line 34 is connected to the static electricity blocking element 40 formed at the end of the data lines DL1 to DLm formed in the active area A / A.

그런데 상기한 접지배선 구조에서는, 상기 데이터라인(DL1~DLm)의 끝단, 즉 액정패널(2)의 하단으로 갈수록 데이터 전압의 누적 트랜지션(transition)으로 인해 발생된 고주파의 노이즈성 전압리플(Voltage ripple:Vr1)이 상기 정전기차단소자(40)를 통과하여 상기 제2접지배선(34)으로 인가되어 상기 제2접지배선(34)의 접지전위(즉, DC 레벨)를 왜곡시키는 현상이 발생한다. However, in the above-described ground wiring structure, a high frequency noise voltage ripple generated due to a cumulative transition of the data voltage toward the end of the data lines DL1 to DLm, that is, the lower end of the liquid crystal panel 2. Vr1 is applied to the second ground wiring 34 through the static electricity blocking element 40 to distort the ground potential (ie, the DC level) of the second ground wiring 34.

이에 왜곡된 접지전위는 게이트드라이버(20)의 접지단자로 입력되어 드라이버IC(Driving IC)를 손상시켜 결국 비정상적인 화면 표시 등의 문제점을 초래하게 된다. 이러한 데이터 전압의 누적 트랜지션(transition)으로 인한 문제점은 역시 공통전압배선(미도시됨)으로도 영향을 미치며, 통상 공통전압배선과 상기 제2접지배선(34)은 전기적으로 연결되도록 형성하기 때문에 상기 공통전압배선으로 인가된 노이즈성 전압리플(Vr2) 성분 역시 액정패널의 불량화질을 표시하는 원인이 된다. The distorted ground potential is input to the ground terminal of the gate driver 20 to damage the driver IC (Driving IC) and eventually cause abnormal screen display. The problem caused by the cumulative transition of the data voltage also affects the common voltage wiring (not shown), and since the common voltage wiring and the second ground wiring 34 are formed to be electrically connected to each other, The noise voltage ripple component Vr2 applied to the common voltage wiring also causes a poor quality of the liquid crystal panel.

도 4는 액정패널의 위치에 따른 데이터 전압의 누적 트랜지션(transition)과 그 영향을 설명하기 위한 신호타이밍도로서, 각 게이트라인의 형성위치에 따른 데이터전압에 의해 누적된 데이터 트랜지션에 의한 제2접지배선(34)에서의 전압리플(Vr1) 및 상기 전압리플(Vr1)에 의해 공통전압배선에서 발생되는 또다른 전압리플(Vr2)을 도시하고 있다. FIG. 4 is a signal timing diagram illustrating a cumulative transition of data voltages according to positions of liquid crystal panels and their effects, and a second ground due to data transitions accumulated by data voltages corresponding to formation positions of gate lines. FIG. The voltage ripple Vr1 in the wiring 34 and another voltage ripple Vr2 generated in the common voltage wiring by the voltage ripple Vr1 are shown.

상기와 같이 발생된 전압리플(Vr1, Vr2)은 결국 게이트드라이버(20)와 액정화소로 인가되어 게이트드라이버 소자의 수명단축 및 불량화질을 표시하게 된다.The voltage ripples Vr1 and Vr2 generated as described above are eventually applied to the gate driver 20 and the liquid crystal pixel, thereby indicating a shortened lifespan and poor quality of the gate driver device.

본 발명은 상기와 같은 문제점을 해결하기 위해 안출된 것으로서, 드라이버IC로 유입되는 노이즈성 전압리플을 제거하여 안정된 액정패널 및 액정표시장치의 구동을 실현하는데 목적이 있다.SUMMARY OF THE INVENTION The present invention has been made to solve the above problems, and an object thereof is to realize stable driving of a liquid crystal panel and a liquid crystal display device by removing noise voltage ripple flowing into a driver IC.

상기와 같은 목적을 달성하기 위해 본 발명은, 기판과; 상기 기판의 중앙부에 형성된 복수개의 액정화소와; 상기 기판의 제1단부에 형성된 제1접지배선과; 상기 기판의 제2단부에 형성된 제2접지배선과; 상기 제1접지배선과 제2접지배선 사이에 구성된 제1주파수필터를 포함하는 액정패널을 제공한다.The present invention to achieve the above object, the substrate; A plurality of liquid crystal pixels formed in a central portion of the substrate; A first ground line formed at the first end of the substrate; A second ground wiring formed at the second end of the substrate; The present invention provides a liquid crystal panel including a first frequency filter configured between the first ground wiring and the second ground wiring.

상기 액정패널은, 상기 기판의 제1 또는 제2단부에 형성되고 상기 제1 및 제2접지배선과 이격된 공통전압배선과; 상기 공통전압배선과 상기 제1접지배선 또는 상기 제2접지배선 사이에 구성된 제2주파수필터를 더욱 포함한다.The liquid crystal panel may include: a common voltage wiring formed at a first or second end of the substrate and spaced apart from the first and second ground wirings; And a second frequency filter configured between the common voltage wiring and the first ground wiring or the second ground wiring.

상기 제1 및 제2주파수필터는 저항과 커패시터가 병렬 연결된 구성인 것을 특징으로 한다.The first and second frequency filters are characterized in that the resistor and capacitor are connected in parallel.

상기 저항은 정전기차단소자를 이용해 구성되는 것을 특징으로 한다.The resistor is characterized in that it is configured using an electrostatic shielding element.

상기 커패시터는, 도전성 금속 물질과, 절연 물질과, 투명 도전성 물질이 순차 적층되어 형성되는 것을 특징으로 한다.The capacitor is formed by sequentially stacking a conductive metal material, an insulating material, and a transparent conductive material.

아울러 본 발명은, 데이터를 출력하는 소스드라이버와; 스캔신호를 출력하는 게이트드라이버와; 기판의 중앙부에 형성된 복수개의 액정화소와, 상기 기판의 제1 단부에 형성되고 상기 게이트드라이버와 연결된 제1접지배선과, 상기 기판의 제2단부에 형성되고 상기 소스드라이버와 연결된 제2접지배선과, 상기 제1접지배선과 제2접지배선 사이에 구성된 제1주파수필터를 구비한 액정패널을 포함하는 액정표시장치를 제공한다.In addition, the present invention, the source driver for outputting data; A gate driver for outputting a scan signal; A plurality of liquid crystal pixels formed at the center of the substrate, a first ground line formed at the first end of the substrate and connected to the gate driver, and a second ground line formed at the second end of the substrate and connected to the source driver; And a liquid crystal panel having a first frequency filter configured between the first ground wiring and the second ground wiring.

상기 액정표시장치는, 상기 기판의 제1 또는 제2단부에 형성되고 상기 제1 및 제2접지배선과 이격된 공통전압배선과; 상기 공통전압배선과 상기 제2접지배선 사이에 구성되는 제2주파수필터를 더욱 포함한다.The liquid crystal display device may include: a common voltage line formed at a first or second end of the substrate and spaced apart from the first and second ground lines; And a second frequency filter configured between the common voltage wiring and the second ground wiring.

상기 제1 및 제2주파수필터는 저항과 커패시터가 병렬 연결된 구성인 것을 특징으로 한다.The first and second frequency filters are characterized in that the resistor and capacitor are connected in parallel.

상기 저항은 정전기차단소자를 이용해 구성되는 것을 특징으로 한다.The resistor is characterized in that it is configured using an electrostatic shielding element.

상기 커패시터는, 도전성 금속 물질과, 절연 물질과, 투명 도전성 물질이 순차 적층되어 형성되는 것을 특징으로 한다.The capacitor is formed by sequentially stacking a conductive metal material, an insulating material, and a transparent conductive material.

이하 첨부된 도면을 참조하여 본 발명에 대해 상세히 설명하기로 한다.Hereinafter, the present invention will be described in detail with reference to the accompanying drawings.

도 5는 본 발명에 따른 액정표시장치를 도시한 평면도로서, 특히 액정패널 에 형성된 접지배선(ground line)의 구성형태를 위주로 도시하였다.FIG. 5 is a plan view showing a liquid crystal display device according to the present invention, in particular showing a configuration of a ground line formed in the liquid crystal panel.

설명하면, 복수개의 액정화소가 형성된 액티브영역(A/A)을 가지는 액정패널(50)에 대해 그 측단에 각각 상기 액티브영역(A/A)으로 데이터를 출력하는 소스드라이버(52)와, 상기 복수개의 액정화소로 스캔신호(scan signal)를 출력하여 상기 데이터가 액정화소에 입력되도록 하는 게이트드라이버(54)가 구성된다.In other words, the source driver 52 for outputting data to the active area A / A at each side of the liquid crystal panel 50 having the active area A / A having a plurality of liquid crystal pixels, and the A gate driver 54 is configured to output a scan signal to a plurality of liquid crystal pixels so that the data is input to the liquid crystal pixels.

이때 상기 소스드라이버(52)는 상기 액정패널(50)과 게이트드라이버(54) 측 으로 접지전위(ground level voltage:Vgnd)를 공급하는데, 도시된 바와 같이, 액정패널(50) 내 액티브영역(A/A) 외부의 더미 영역(Dummy area)(51)에 제1접지배선(62)을 형성하여 게이트드라이버(54)로의 접지전위(Vgnd) 인가를 수행한다. 이때 구성된 게이트드라이버(54)의 개수가 다수일 경우 인접한 게이트드라이버(54)끼리 연결하는 접지전위 인가용 배선 역시 게이트드라이버(54)로의 접지전위 인가를 수행하므로 제1접지배선(62)으로 정의한다.At this time, the source driver 52 supplies a ground level voltage (Vgnd) to the liquid crystal panel 50 and the gate driver 54. As shown, the active region A in the liquid crystal panel 50 is provided. / A) The first ground wiring 62 is formed in an external dummy area 51 to apply the ground potential Vgnd to the gate driver 54. In this case, when the number of the gate drivers 54 configured is large, the ground potential application wiring connecting the adjacent gate drivers 54 is also defined as the first ground wiring 62 because the ground potential is applied to the gate driver 54. .

또한 상기 액정패널(50)의 다른 더미영역(51)에는 상기 소스드라이버(52)로부터 연장된 제2접지배선(64)을 형성한다. 이때의 상기 제2접지배선(64)은 상기 액티브영역(A/A)을 사이에 두고 상기 소스드라이버(52)와 대응되는 더미 영역(51)까지 연장되게 형성되며, 아울러 데이터라인(data line)의 종단부에 구성된 정전기차단소자(80)와 연결된다.In addition, a second ground wiring 64 extending from the source driver 52 is formed in the other dummy region 51 of the liquid crystal panel 50. In this case, the second ground wiring 64 extends to the dummy region 51 corresponding to the source driver 52 with the active region A / A interposed therebetween, and also includes a data line. It is connected with the static electricity blocking element 80 configured at the end of the.

상기한 구성에 더욱 부가하여 본 발명은, 상기 제1접지배선(62)과 제2접지배선(64) 사이에 전기적 연결을 수행하는 주파수필터(70)가 구성된다. In addition to the above-described configuration, the present invention includes a frequency filter 70 that performs electrical connection between the first ground wiring 62 and the second ground wiring 64.

상기 주파수필터(70)는 고주파 전압리플을 차단하기 위해 저항(resist)과 커패시터(capacitor)로 구성된 로우 패스 필터(Low-pass filter)이며, 상기 정전기차단소자(80)를 통해 상기 제2접지배선(64)으로 유입된 노이즈성 전압리플(Vr)이 상기 게이트드라이버(54)로 유입되지 못하도록 차단하는 역할을 수행한다.The frequency filter 70 is a low-pass filter composed of a resistor and a capacitor to block high frequency voltage ripple, and the second ground wiring through the static electricity blocking element 80. Blocking the noise voltage ripple (Vr) introduced into the (64) to prevent the flow into the gate driver 54.

상기 주파수필터(70)에 대해 좀더 상세히 설명하면, 데이터라인(DL1~DLm)의 종단부에 구성되는 정전기차단소자(80)를 로우패스필터의 저항성분으로 구성하고 이에 별도의 커패시터를 상기 정전기차단소자(80)와 병렬로 연결하여 구성한다.The frequency filter 70 will be described in more detail. The static electricity blocking element 80 formed at the end of the data lines DL1 to DLm is formed as a resistance component of a low pass filter, and a separate capacitor is connected to the static electricity blocking element. It is configured by connecting in parallel with the device (80).

이때 상기 커패시터는 도 6에 도시된 바와 같이, 액정화소의 박막트랜지스터 형성 공정과 동시에 구성될 수 있도록 게이트 물질(Gate)과, 게이트절연 물질(SiNx)과, 화소전극 물질(ITO) 순차 적층되어 이루어진 커패시터일 수 있다.In this case, as shown in FIG. 6, the capacitor is formed by sequentially stacking a gate material, a gate insulating material (SiNx), and a pixel electrode material (ITO) so as to be configured at the same time as a process of forming a thin film transistor of a liquid crystal pixel. It may be a capacitor.

또한 도 7에 도시한 바와 같이, 상기 제2접지배선(64)과 더미 영역(51)에 구성된 공통전압배선(common voltage line) (66) 사이에도 정전기방지소자(80)와 커패시터가 병렬 연결된 또 다른 주파수필터(72)를 구성하여 상기 공통전압배선(66)으로 유입될 수 있는 노이즈성 전압리플을 차단하여 보다 안정적인 화질을 표시할 수 있도록 하는 것이 바람직하다.In addition, as shown in FIG. 7, an antistatic device 80 and a capacitor are connected in parallel between the second ground line 64 and a common voltage line 66 formed in the dummy region 51. It is preferable to configure another frequency filter 72 to block the noise voltage ripple that may flow into the common voltage wiring 66 so as to display a more stable image quality.

상기와 같이 설명한 본 발명에 따른 액정패널과 그 액정표시장치는, 액정패널에 형성된 접지배선과 게이트드라이버 사이에 노이즈성 전압을 차단할 수 있는 주파수필터를 구성함으로써 게이트드라이버의 수명연장 및 안정된 동작을 수행할 수 있도록 하여 결국 액정표시장치 제품의 경쟁력을 제고시키는 효과가 있다. The liquid crystal panel and the liquid crystal display device according to the present invention described above, by forming a frequency filter that can block the noise voltage between the ground wiring and the gate driver formed in the liquid crystal panel to perform the lifespan and stable operation of the gate driver As a result, it is possible to enhance the competitiveness of liquid crystal display products.

Claims (10)

삭제delete 삭제delete 삭제delete 삭제delete 삭제delete 데이터를 출력하는 소스드라이버와;A source driver for outputting data; 스캔신호를 출력하는 게이트드라이버와;A gate driver for outputting a scan signal; 기판의 중앙부에 형성된 복수개의 액정화소와, 상기 기판의 제1단부에 형성되고 상기 게이트드라이버와 연결된 제1접지배선과, 상기 기판의 제2단부에 형성되고 상기 소스드라이버와 연결된 제2접지배선과, 상기 제1접지배선과 제2접지배선 사이에 구성된 제1주파수필터를 구비한 액정패널A plurality of liquid crystal pixels formed at the center of the substrate, a first ground line formed at the first end of the substrate and connected to the gate driver, and a second ground line formed at the second end of the substrate and connected to the source driver; And a first frequency filter configured between the first ground wiring and the second ground wiring. 을 포함하며, 상기 액정패널에는 상기 복수개의 액정화소와 연결되며 복수개의 데이터 배선이 구비되며, 상기 복수개의 데이터 배선 각 끝단은 정전기 차단소자를 개재하여 상기 제 2 접지배선과 연결된 것이 특징이며, 상기 제 1 주파수필터는 상기 정전기 차단소자를 저항성분으로 하고 상기 정전기 차단소자와 병렬로 연결된 커패시터로 구성된 것이 특징인 액정표시장치The liquid crystal panel is connected to the plurality of liquid crystal pixels and is provided with a plurality of data wires, and each end of the plurality of data wires is connected to the second ground wire through an electrostatic shielding element. The first frequency filter includes a liquid crystal display device comprising a capacitor connected in parallel with the static electricity blocking element as the resistance component. 청구항 제 6 항에 있어서,The method of claim 6, 상기 기판의 제1 또는 제2단부에 형성되고 상기 제1 및 제2접지배선과 이격된 공통전압배선과;A common voltage line formed at the first or second end of the substrate and spaced apart from the first and second ground lines; 상기 공통전압배선과 상기 제2접지배선 사이에 구성되는 제2주파수필터A second frequency filter configured between the common voltage wiring and the second ground wiring 를 더욱 포함하는 액정표시장치Liquid crystal display further comprising 청구항 제 7 항에 있어서,The method of claim 7, wherein 상기 제2주파수필터는 상기 저항성분과 상기 커패시터가 병렬 연결된 구성인 것을 특징으로 하는 액정표시장치The second frequency filter is a liquid crystal display, characterized in that the resistance component and the capacitor are connected in parallel 삭제delete 청구항 제 8 항에 있어서,The method of claim 8, 상기 커패시터는, The capacitor, 도전성 금속 물질과, 절연 물질과, 투명 도전성 물질이 순차 적층되어 형성되는 것을 특징으로 하는 액정표시장치A liquid crystal display device characterized in that a conductive metal material, an insulating material, and a transparent conductive material are sequentially stacked.
KR1020050106106A 2005-11-07 2005-11-07 Display panel and display apparatus KR101174630B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1020050106106A KR101174630B1 (en) 2005-11-07 2005-11-07 Display panel and display apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020050106106A KR101174630B1 (en) 2005-11-07 2005-11-07 Display panel and display apparatus

Publications (2)

Publication Number Publication Date
KR20070048974A KR20070048974A (en) 2007-05-10
KR101174630B1 true KR101174630B1 (en) 2012-08-17

Family

ID=38273164

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020050106106A KR101174630B1 (en) 2005-11-07 2005-11-07 Display panel and display apparatus

Country Status (1)

Country Link
KR (1) KR101174630B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10062313B2 (en) 2014-03-27 2018-08-28 Samsung Display Co., Ltd. Data driver including noise shielding lines and display apparatus having the same

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101981991B1 (en) * 2017-10-11 2019-05-24 엘지디스플레이 주식회사 Touch display panel and touch display device

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10062313B2 (en) 2014-03-27 2018-08-28 Samsung Display Co., Ltd. Data driver including noise shielding lines and display apparatus having the same
US10593253B2 (en) 2014-03-27 2020-03-17 Samsung Display Co., Ltd. Data driver including noise shielding lines and display apparatus having the same
US11062643B2 (en) 2014-03-27 2021-07-13 Samsung Display Co., Ltd. Data driver including noise shielding lines and display apparatus having the same

Also Published As

Publication number Publication date
KR20070048974A (en) 2007-05-10

Similar Documents

Publication Publication Date Title
US8723853B2 (en) Driving device, display apparatus having the same and method of driving the display apparatus
US20040021616A1 (en) Liquid crystal display device
US7847759B2 (en) Semiconductor circuit, driving circuit of electro-optical device, and electronic apparatus
JP4241781B2 (en) Electro-optical device, drive circuit, and electronic device
US20080001894A1 (en) Liquid crystal display device
KR101260838B1 (en) Liquid crystal display device
WO2020259450A1 (en) Screen-flicker prevention circuit and method, drive circuit for display panel, and display device
JP2008102242A (en) Electro-optical device, drive circuit, and electronic equipment
US10176779B2 (en) Display apparatus
KR20070115020A (en) Display device
JP2006330404A (en) Liquid crystal display device
KR101174630B1 (en) Display panel and display apparatus
JP2014203082A (en) Liquid crystal display
KR20180003703A (en) Display panel and display device using the same
JP4103703B2 (en) TFT display device
JP2011164236A (en) Display device
JP2001195033A (en) Method of inspecting display device
JP2001312255A (en) Display device
JP2010113247A (en) Liquid crystal display device
KR20090072297A (en) Array substrate for display device and method of fabricating the same
KR20170051791A (en) Display panel and display device using the same
KR20060089410A (en) Apparatus for video display
KR101332088B1 (en) Electrostatic discharge circuit breaker and flat panel display device having the same
KR20060019791A (en) Voltage regulation circuit and lcd thereof
JPH1090668A (en) Display device

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20150728

Year of fee payment: 4

FPAY Annual fee payment

Payment date: 20160712

Year of fee payment: 5

FPAY Annual fee payment

Payment date: 20170713

Year of fee payment: 6

LAPS Lapse due to unpaid annual fee