KR101051952B1 - 반도체소자의 제조방법 - Google Patents
반도체소자의 제조방법 Download PDFInfo
- Publication number
- KR101051952B1 KR101051952B1 KR1020030095554A KR20030095554A KR101051952B1 KR 101051952 B1 KR101051952 B1 KR 101051952B1 KR 1020030095554 A KR1020030095554 A KR 1020030095554A KR 20030095554 A KR20030095554 A KR 20030095554A KR 101051952 B1 KR101051952 B1 KR 101051952B1
- Authority
- KR
- South Korea
- Prior art keywords
- polysilicon layer
- layer
- hard mask
- logic
- region
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title abstract description 16
- 239000004065 semiconductor Substances 0.000 title abstract description 16
- 239000010410 layer Substances 0.000 claims abstract description 83
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 53
- 229920005591 polysilicon Polymers 0.000 claims abstract description 53
- 150000004767 nitrides Chemical class 0.000 claims abstract description 24
- 238000000034 method Methods 0.000 claims abstract description 22
- 238000005530 etching Methods 0.000 claims abstract description 18
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 10
- 239000011368 organic material Substances 0.000 claims abstract description 10
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 10
- 239000010703 silicon Substances 0.000 claims abstract description 10
- 125000006850 spacer group Chemical group 0.000 claims abstract description 10
- 239000000758 substrate Substances 0.000 claims abstract description 10
- 238000000059 patterning Methods 0.000 claims abstract description 9
- 239000011229 interlayer Substances 0.000 claims abstract description 4
- 238000010030 laminating Methods 0.000 claims abstract 2
- 239000012044 organic layer Substances 0.000 abstract 1
- 239000005380 borophosphosilicate glass Substances 0.000 description 7
- 230000015572 biosynthetic process Effects 0.000 description 3
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 239000011800 void material Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
- H10B41/42—Simultaneous manufacture of periphery and memory cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42324—Gate electrodes for transistors with a floating gate
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Ceramic Engineering (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
Abstract
Description
Claims (6)
- EEPROM 셀영역과 로직영역으로 구분된 실리콘기판에 제1폴리실리콘층 및 하드마스크층을 차례로 적층하는 단계;상기 제1폴리실리콘층 및 하드마스크층을 패터닝하여 EEPROM 셀영역에 플로팅게이트 및 하드마스크층을 형성하는 단계;상기 하드마스크층과 플로팅게이트의 표면에 절연막스페이서를 형성하는 단계;상기 절연막스페이서를 포함한 실리콘기판상에 제2폴리실리콘층을 형성하는 단계;상기 로직영역상의 제2폴리실리콘층을 패터닝하여 로직게이트를 형성하는 단계;상기 EEPROM 셀영역상의 제2폴리실리콘층부분을 패터닝하는 단계;상기 패터닝된 제2폴리실리콘층부분 및 로직게이트를 포함한 전체 구조의 상면에 제2폴리실리콘층부분의 상면이 외부로 노출될 정도의 두께로 유기물질층을 형성하는 단계;상기 외부로 노출된 제2폴리실리콘층부분을 식각한후 유기물층을 제거하는 단계; 및상기 전체 구조의 상면에 질화막 및 층간절연막을 차례로 적층하는 단계를 포함하여 구성되는 것을 특징으로하는 반도체소자의 제조방법.
- 제 1 항에 있어서, 상기 유기물질층은 3500∼6000Å 두께로 형성하는 것을 특징으로하는 반도체소자의 제조방법.
- 제 1 항에 있어서, 상기 제2폴리실리콘층을 식각하는 단계는, HBr/Cl2/CF4/ CHF3 가스를 이용한 에치백공정에 의해 진행하는 것을 특징으로하는 반도체소자의 제조방법.
- 제 3 항에 있어서, 상기 제2폴리실리콘층은 1000∼1500Å 두께만큼 식각하는 것을 특징으로하는 반도체소자의 제조방법.
- 제 1 항에 있어서, 상기 제2폴리실리콘층 식각시에 식각되는 제2폴리실리콘층의 상면모서리부분이 경사지게 형성하는 것을 특징으로하는 반도체소자의 제조방법.
- 제 1 항에 있어서, 상기 유기물층은 PR 또는 BARC를 이용하는 것을 특징으로하는 반도체소자의 제조방법.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020030095554A KR101051952B1 (ko) | 2003-12-23 | 2003-12-23 | 반도체소자의 제조방법 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020030095554A KR101051952B1 (ko) | 2003-12-23 | 2003-12-23 | 반도체소자의 제조방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20050064205A KR20050064205A (ko) | 2005-06-29 |
KR101051952B1 true KR101051952B1 (ko) | 2011-07-26 |
Family
ID=37255829
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020030095554A KR101051952B1 (ko) | 2003-12-23 | 2003-12-23 | 반도체소자의 제조방법 |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR101051952B1 (ko) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20000044864A (ko) * | 1998-12-30 | 2000-07-15 | 김영환 | 플래쉬 메모리 소자의 제조 방법 |
KR20010004266A (ko) * | 1999-06-28 | 2001-01-15 | 김영환 | 플래쉬 이이피롬 셀의 자기정렬 소스 형성 방법 |
KR20030015528A (ko) * | 2001-08-16 | 2003-02-25 | 주식회사 하이닉스반도체 | 플래쉬 메모리 셀의 구조 및 그의 제조 방법 |
-
2003
- 2003-12-23 KR KR1020030095554A patent/KR101051952B1/ko active IP Right Grant
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20000044864A (ko) * | 1998-12-30 | 2000-07-15 | 김영환 | 플래쉬 메모리 소자의 제조 방법 |
KR20010004266A (ko) * | 1999-06-28 | 2001-01-15 | 김영환 | 플래쉬 이이피롬 셀의 자기정렬 소스 형성 방법 |
KR20030015528A (ko) * | 2001-08-16 | 2003-02-25 | 주식회사 하이닉스반도체 | 플래쉬 메모리 셀의 구조 및 그의 제조 방법 |
Also Published As
Publication number | Publication date |
---|---|
KR20050064205A (ko) | 2005-06-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100743651B1 (ko) | 반도체 소자의 콘택 형성방법 | |
US20090212345A1 (en) | Semiconductor Device and Method for Manufacturing the Same | |
US7935625B2 (en) | Method of forming a metal line of a semiconductor memory device | |
JP2008021768A (ja) | 半導体装置およびその製造方法 | |
US7981803B2 (en) | Method of forming micro pattern of semiconductor device | |
US20090068829A1 (en) | Method of manufacturing semiconductor device | |
KR101078732B1 (ko) | 반도체 소자의 제조방법 | |
KR100607647B1 (ko) | 반도체소자의 제조 방법 | |
US20020090784A1 (en) | Method for manufacturing a semiconductor device | |
KR100875654B1 (ko) | 반도체 소자의 스토리지노드콘택 형성 방법 | |
KR101001466B1 (ko) | 비휘발성 메모리 소자의 제조 방법 | |
US20080248646A1 (en) | Method of fabricating a flash memory device | |
KR101051952B1 (ko) | 반도체소자의 제조방법 | |
KR20100079795A (ko) | 매립게이트를 구비한 반도체장치 제조 방법 | |
US9331087B2 (en) | Method of manufacturing a nonvolatile memory device | |
US7678689B2 (en) | Method of fabricating memory device | |
US20050142830A1 (en) | Method for forming a contact of a semiconductor device | |
KR20050066879A (ko) | 트랜치 아이솔레이션을 갖는 플래시 메모리 소자의 제조방법 | |
KR100894771B1 (ko) | 플래시 메모리 소자의 제조 방법 | |
JP3449137B2 (ja) | 半導体装置の製造方法 | |
KR100537187B1 (ko) | 반도체소자 제조 방법 | |
KR100745058B1 (ko) | 반도체 소자의 셀프 얼라인 콘택홀 형성방법 | |
KR100271660B1 (ko) | 반도체소자의 층간절연막 형성방법 | |
KR100701425B1 (ko) | 반도체소자 제조 방법 | |
KR100547247B1 (ko) | 반도체 메모리 소자 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
N231 | Notification of change of applicant | ||
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20140618 Year of fee payment: 4 |
|
FPAY | Annual fee payment |
Payment date: 20150617 Year of fee payment: 5 |
|
FPAY | Annual fee payment |
Payment date: 20160620 Year of fee payment: 6 |
|
FPAY | Annual fee payment |
Payment date: 20170626 Year of fee payment: 7 |
|
FPAY | Annual fee payment |
Payment date: 20180618 Year of fee payment: 8 |
|
FPAY | Annual fee payment |
Payment date: 20190619 Year of fee payment: 9 |