KR100869938B1 - 주문형 집적 회로 - Google Patents

주문형 집적 회로 Download PDF

Info

Publication number
KR100869938B1
KR100869938B1 KR1020020029521A KR20020029521A KR100869938B1 KR 100869938 B1 KR100869938 B1 KR 100869938B1 KR 1020020029521 A KR1020020029521 A KR 1020020029521A KR 20020029521 A KR20020029521 A KR 20020029521A KR 100869938 B1 KR100869938 B1 KR 100869938B1
Authority
KR
South Korea
Prior art keywords
functional block
memory
access
read
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020020029521A
Other languages
English (en)
Korean (ko)
Other versions
KR20020090907A (ko
Inventor
시먼스라우라엘리자베스
아르키찬셀러
Original Assignee
아바고 테크놀로지스 제너럴 아이피 (싱가포르) 피티이 리미티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 아바고 테크놀로지스 제너럴 아이피 (싱가포르) 피티이 리미티드 filed Critical 아바고 테크놀로지스 제너럴 아이피 (싱가포르) 피티이 리미티드
Publication of KR20020090907A publication Critical patent/KR20020090907A/ko
Application granted granted Critical
Publication of KR100869938B1 publication Critical patent/KR100869938B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1684—Details of memory controller using multiple buses
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/10—Aspects relating to interfaces of memory device to external buses
    • G11C2207/104—Embedded memory devices, e.g. memories with a processing device on the same die or ASIC memory designs

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)
  • Memory System (AREA)
KR1020020029521A 2001-05-29 2002-05-28 주문형 집적 회로 Expired - Fee Related KR100869938B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/867,957 2001-05-29
US09/867,957 US6622203B2 (en) 2001-05-29 2001-05-29 Embedded memory access method and system for application specific integrated circuits

Publications (2)

Publication Number Publication Date
KR20020090907A KR20020090907A (ko) 2002-12-05
KR100869938B1 true KR100869938B1 (ko) 2008-11-24

Family

ID=25350795

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020020029521A Expired - Fee Related KR100869938B1 (ko) 2001-05-29 2002-05-28 주문형 집적 회로

Country Status (5)

Country Link
US (1) US6622203B2 (enExample)
EP (1) EP1262988A3 (enExample)
JP (1) JP2002366431A (enExample)
KR (1) KR100869938B1 (enExample)
TW (1) TW550565B (enExample)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4054598B2 (ja) * 2002-04-25 2008-02-27 キヤノン株式会社 メモリ制御回路、ｄｍａ要求ブロック及びメモリアクセスシステム
US7346876B2 (en) * 2002-09-04 2008-03-18 Darien K. Wallace ASIC having dense mask-programmable portion and related system development method
US7202908B2 (en) * 2002-09-04 2007-04-10 Darien K. Wallace Deinterlacer using both low angle and high angle spatial interpolation
US7782398B2 (en) * 2002-09-04 2010-08-24 Chan Thomas M Display processor integrated circuit with on-chip programmable logic for implementing custom enhancement functions
US7480010B2 (en) * 2002-09-04 2009-01-20 Denace Enterprise Co., L.L.C. Customizable ASIC with substantially non-customizable portion that supplies pixel data to a mask-programmable portion in multiple color space formats
US7516265B2 (en) * 2004-03-12 2009-04-07 Siemens Energy & Automation, Inc. System and method for providing an application with memory access methods
JP2006004079A (ja) * 2004-06-16 2006-01-05 Sony Corp 記憶装置
CN100377104C (zh) * 2005-02-28 2008-03-26 中国科学院计算技术研究所 一种内存访问信息实时捕获装置及访存信息捕获方法
CN117015963A (zh) 2021-01-06 2023-11-07 安法布里卡公司 用于异构和加速计算系统的输入/输出缩放的服务器结构适配器
CN118103824A (zh) * 2021-06-09 2024-05-28 安法布里卡公司 通过网络协议的透明远程存储器访问
WO2023019202A1 (en) 2021-08-11 2023-02-16 Enfabrica Corporation System and method for congestion control using a flow level transmit mechanism
US12248424B2 (en) 2022-08-09 2025-03-11 Enfabrica Corporation System and method for ghost bridging
US12417154B1 (en) 2025-01-22 2025-09-16 Enfabrica Corporation Input/output system interconnect redundancy and failover

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06314231A (ja) * 1993-04-28 1994-11-08 Hitachi Ltd 共用メモリアクセス制御方法
KR970063250A (ko) * 1996-02-02 1997-09-12 세키자와 다다시 파이프라인 동작식 반도체 메모리 장치
US5815167A (en) * 1996-06-27 1998-09-29 Intel Corporation Method and apparatus for providing concurrent access by a plurality of agents to a shared memory
US5996051A (en) * 1997-04-14 1999-11-30 Advanced Micro Devices, Inc. Communication system which in a first mode supports concurrent memory acceses of a partitioned memory array and in a second mode supports non-concurrent memory accesses to the entire memory array

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5696935A (en) * 1992-07-16 1997-12-09 Intel Corporation Multiported cache and systems
US5623628A (en) * 1994-03-02 1997-04-22 Intel Corporation Computer system and method for maintaining memory consistency in a pipelined, non-blocking caching bus request queue
US6049856A (en) * 1997-05-27 2000-04-11 Unisys Corporation System for simultaneously accessing two portions of a shared memory
US6430654B1 (en) * 1998-01-21 2002-08-06 Sun Microsystems, Inc. Apparatus and method for distributed non-blocking multi-level cache

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06314231A (ja) * 1993-04-28 1994-11-08 Hitachi Ltd 共用メモリアクセス制御方法
KR970063250A (ko) * 1996-02-02 1997-09-12 세키자와 다다시 파이프라인 동작식 반도체 메모리 장치
US5815167A (en) * 1996-06-27 1998-09-29 Intel Corporation Method and apparatus for providing concurrent access by a plurality of agents to a shared memory
US5996051A (en) * 1997-04-14 1999-11-30 Advanced Micro Devices, Inc. Communication system which in a first mode supports concurrent memory acceses of a partitioned memory array and in a second mode supports non-concurrent memory accesses to the entire memory array

Also Published As

Publication number Publication date
JP2002366431A (ja) 2002-12-20
EP1262988A3 (en) 2004-09-15
KR20020090907A (ko) 2002-12-05
EP1262988A2 (en) 2002-12-04
US20020184452A1 (en) 2002-12-05
US6622203B2 (en) 2003-09-16
TW550565B (en) 2003-09-01

Similar Documents

Publication Publication Date Title
US7136958B2 (en) Multiple processor system and method including multiple memory hub modules
US5815167A (en) Method and apparatus for providing concurrent access by a plurality of agents to a shared memory
US5729709A (en) Memory controller with burst addressing circuit
US5301278A (en) Flexible dynamic memory controller
US6721864B2 (en) Programmable memory controller
KR100869938B1 (ko) 주문형 집적 회로
JPH0584532B2 (enExample)
US6587917B2 (en) Memory architecture for supporting concurrent access of different types
US20010044885A1 (en) Processing memory requests that target memory banks
US5265053A (en) Main memory DRAM interface
US5802581A (en) SDRAM memory controller with multiple arbitration points during a memory cycle
US5901298A (en) Method for utilizing a single multiplex address bus between DRAM, SRAM and ROM
US4964037A (en) Memory addressing arrangement
KR101022473B1 (ko) 다층 버스 시스템에서의 메모리 뱅크 인터리빙 방법 및장치
US6483753B1 (en) Endianess independent memory interface
US20040034748A1 (en) Memory device containing arbiter performing arbitration for bus access right
CA2239426A1 (en) Shared memory system
JPH07129500A (ja) バススイッチ回路

Legal Events

Date Code Title Description
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

N231 Notification of change of applicant
PN2301 Change of applicant

St.27 status event code: A-3-3-R10-R13-asn-PN2301

St.27 status event code: A-3-3-R10-R11-asn-PN2301

A201 Request for examination
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

D13-X000 Search requested

St.27 status event code: A-1-2-D10-D13-srh-X000

D14-X000 Search report completed

St.27 status event code: A-1-2-D10-D14-srh-X000

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20111118

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20111118