KR100346529B1 - 디지탈신호프로세서 - Google Patents

디지탈신호프로세서 Download PDF

Info

Publication number
KR100346529B1
KR100346529B1 KR1019940029507A KR19940029507A KR100346529B1 KR 100346529 B1 KR100346529 B1 KR 100346529B1 KR 1019940029507 A KR1019940029507 A KR 1019940029507A KR 19940029507 A KR19940029507 A KR 19940029507A KR 100346529 B1 KR100346529 B1 KR 100346529B1
Authority
KR
South Korea
Prior art keywords
metric
metrics
unit
branch
units
Prior art date
Application number
KR1019940029507A
Other languages
English (en)
Korean (ko)
Other versions
KR950016067A (ko
Inventor
데이비드마크블라커
그레고리스티븐엘러드
무하마드샤펄모빈
Original Assignee
에이티 앤드 티 코포레이션
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 에이티 앤드 티 코포레이션 filed Critical 에이티 앤드 티 코포레이션
Publication of KR950016067A publication Critical patent/KR950016067A/ko
Application granted granted Critical
Publication of KR100346529B1 publication Critical patent/KR100346529B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
    • H03M13/41—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
    • H03M13/3961—Arrangements of methods for branch or transition metric calculation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6569—Implementation on processors, e.g. DSPs, or software implementations

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Probability & Statistics with Applications (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Data Mining & Analysis (AREA)
  • Mathematical Analysis (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • Algebra (AREA)
  • Pure & Applied Mathematics (AREA)
  • Databases & Information Systems (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Error Detection And Correction (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Testing Or Calibration Of Command Recording Devices (AREA)
KR1019940029507A 1993-11-16 1994-11-11 디지탈신호프로세서 KR100346529B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US152.807 1993-11-16
US152,807 1993-11-16
US08/152,807 US5454014A (en) 1993-11-16 1993-11-16 Digital signal processor

Publications (2)

Publication Number Publication Date
KR950016067A KR950016067A (ko) 1995-06-17
KR100346529B1 true KR100346529B1 (ko) 2002-11-29

Family

ID=22544534

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940029507A KR100346529B1 (ko) 1993-11-16 1994-11-11 디지탈신호프로세서

Country Status (6)

Country Link
US (1) US5454014A (ja)
EP (1) EP0653715B1 (ja)
JP (1) JP3153425B2 (ja)
KR (1) KR100346529B1 (ja)
DE (1) DE69427630T2 (ja)
TW (1) TW320299U (ja)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2724273B1 (fr) * 1994-09-05 1997-01-03 Sgs Thomson Microelectronics Circuit de traitement de signal pour mettre en oeuvre un algorithme de viterbi
US6327648B1 (en) * 1994-12-09 2001-12-04 Cirrus Logic, Inc. Multiprocessor system for digital signal processing
US6282251B1 (en) * 1995-03-21 2001-08-28 Seagate Technology Llc Modified viterbi detector which accounts for correlated noise
EP0782358A3 (en) 1995-12-29 1999-07-21 Lucent Technologies Inc. Mobile communicator
US6041086A (en) * 1996-04-04 2000-03-21 Lucent Technologies Inc. Signal decoding for either Manhattan or Hamming metric based Viterbi decoders
US5802116A (en) * 1996-04-04 1998-09-01 Lucent Technologies Inc. Soft decision Viterbi decoding with large constraint lengths
JP3180761B2 (ja) 1997-07-23 2001-06-25 三菱電機株式会社 系列推定方法及び系列推定装置
DE19882604T1 (de) 1997-08-11 2000-08-10 Seagate Technology Statischer Viterbi-Detektor für Kanäle, die einen Code mit zeitveränderlichen Constraints verwenden
US6009128A (en) * 1997-09-08 1999-12-28 Lucent Technologies, Inc. Metric acceleration on dual MAC processor
JP2001519583A (ja) 1997-10-08 2001-10-23 シーゲイト テクノロジー エルエルシー 判定帰還を用いる磁気記録におけるデータの検出方法および装置
US5912908A (en) * 1997-11-21 1999-06-15 Lucent Technologies Inc. Method of efficient branch metric computation for a Viterbi convolutional decoder
US6493162B1 (en) 1997-12-05 2002-12-10 Seagate Technology Llc Frame synchronization for viterbi detector
US6343103B1 (en) * 1999-09-03 2002-01-29 Agere Systems Guardian Corp. Methods and apparatus for representation of branch metrics in a communication system decoder
WO2002021699A2 (en) * 2000-09-08 2002-03-14 Avaz Networks Programmable and multiplierless viterbi accelerator
EP1350930B2 (en) * 2002-04-03 2016-01-27 SLW Automotive Inc. Variable displacement pump and control therefor
US8379851B2 (en) * 2008-05-12 2013-02-19 Microsoft Corporation Optimized client side rate control and indexed file layout for streaming media
KR20200070029A (ko) 2018-12-08 2020-06-17 유광진 수납공간 이동이 용이한 수납장

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5220570A (en) * 1990-11-30 1993-06-15 The Board Of Trustees Of The Leland Stanford Junior University Programmable viterbi signal processor
KR930020264A (ko) * 1992-03-23 1993-10-19 미셀 달사세 비터비 알고리즘을 프로세싱하기 위한 프로세서를 포함하는 장치

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4536878A (en) * 1982-09-20 1985-08-20 Sperry Corporation Bit serial convolutional decoder for VLSI implementation
US4730322A (en) * 1985-09-27 1988-03-08 California Institute Of Technology Method and apparatus for implementing a maximum-likelihood decoder in a hypercube network
JP2693256B2 (ja) * 1990-05-25 1997-12-24 富士通株式会社 記録装置用ビタビ等化器及び記録装置
FR2669445B1 (fr) * 1990-11-15 1993-01-08 Alcatel Radiotelephone Dispositif prevu pour le traitement de l'algorithme de viterbi comprenant un processeur et un operateur specialise.
US5384722A (en) * 1993-03-10 1995-01-24 Intel Corporation Apparatus and method for determining the Manhattan distance between two points

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5220570A (en) * 1990-11-30 1993-06-15 The Board Of Trustees Of The Leland Stanford Junior University Programmable viterbi signal processor
KR930020264A (ko) * 1992-03-23 1993-10-19 미셀 달사세 비터비 알고리즘을 프로세싱하기 위한 프로세서를 포함하는 장치

Also Published As

Publication number Publication date
EP0653715A3 (en) 1997-06-04
EP0653715A2 (en) 1995-05-17
TW320299U (en) 1997-11-11
DE69427630D1 (de) 2001-08-09
EP0653715B1 (en) 2001-07-04
DE69427630T2 (de) 2002-07-04
JPH07202957A (ja) 1995-08-04
US5454014A (en) 1995-09-26
KR950016067A (ko) 1995-06-17
JP3153425B2 (ja) 2001-04-09

Similar Documents

Publication Publication Date Title
US5550870A (en) Viterbi processor
US5471500A (en) Soft symbol decoding
KR100346529B1 (ko) 디지탈신호프로세서
JP3604955B2 (ja) 畳込み復号装置
AU762877B2 (en) Component decoder and method thereof in mobile communication system
EP0800280A1 (en) Soft decision viterbi decoding in two passes with reliability information derived from a path-metrics difference
EP1130789A2 (en) Soft-decision decoding of convolutionally encoded codeword
KR100779782B1 (ko) 비터비 디코더 용 고속 ａｃｓ 유닛
US20070113161A1 (en) Cascaded radix architecture for high-speed viterbi decoder
US8009773B1 (en) Low complexity implementation of a Viterbi decoder with near optimal performance
KR100437697B1 (ko) 다수준 격자부호변조방식의 복호 방법 및 장치
GB2315001A (en) Viterbi decoder for depunctured codes
JP5169771B2 (ja) 復号器および復号方法
US20070201586A1 (en) Multi-rate viterbi decoder
EP1024603A2 (en) Method and apparatus to increase the speed of Viterbi decoding
JP2002217748A (ja) 誤り訂正復号器
Arun et al. Design and VLSI implementation of a Low Probability of Error Viterbi decoder
US20050138535A1 (en) Method and system for branch metric calculation in a viterbi decoder
CN2884696Y (zh) 用于Turbo码译码器中的归一化装置
KR20000052143A (ko) 적응 비터비 복호기 및 그 동작방법
Sukhavasi et al. Performance evaluation of turbo codes using hard decision viterbi algorithm in VHDL
JP3720251B2 (ja) ヴィタビ復号器
Werling A Hardware Implementation of the Soft Output Viterbi Algorithm for Serially Concatenated Convolutional Codes
KR100531840B1 (ko) 비터비 디코더의 가지 메트릭 계산 방법 및 그 회로
Laddha et al. Implementation of Adaptive Viterbi Decoder through FPGA

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20120620

Year of fee payment: 11

FPAY Annual fee payment

Payment date: 20130620

Year of fee payment: 12

EXPY Expiration of term