KR100287738B1 - Surface mounting method for printed circuit board - Google Patents

Surface mounting method for printed circuit board Download PDF

Info

Publication number
KR100287738B1
KR100287738B1 KR1019970056342A KR19970056342A KR100287738B1 KR 100287738 B1 KR100287738 B1 KR 100287738B1 KR 1019970056342 A KR1019970056342 A KR 1019970056342A KR 19970056342 A KR19970056342 A KR 19970056342A KR 100287738 B1 KR100287738 B1 KR 100287738B1
Authority
KR
South Korea
Prior art keywords
pcb
pad
electrodes
mounting
forming
Prior art date
Application number
KR1019970056342A
Other languages
Korean (ko)
Other versions
KR19990034682A (en
Inventor
박종욱
Original Assignee
구자홍
엘지전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 구자홍, 엘지전자 주식회사 filed Critical 구자홍
Priority to KR1019970056342A priority Critical patent/KR100287738B1/en
Publication of KR19990034682A publication Critical patent/KR19990034682A/en
Application granted granted Critical
Publication of KR100287738B1 publication Critical patent/KR100287738B1/en

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K13/00Apparatus or processes specially adapted for manufacturing or adjusting assemblages of electric components
    • H05K13/04Mounting of components, e.g. of leadless components
    • H05K13/046Surface mounting
    • H05K13/0465Surface mounting by soldering

Abstract

PURPOSE: A surface mounting method for a printed circuit board is provided to improve mounting quality and reduce mounting costs by simultaneously mounting a lot of passive components. CONSTITUTION: A PCB(51) has a pad(52) on an upper surface thereof. A solder paste(53) is coated on the pad(52) by using a printer(A,B). A lot of passive components which are mounted on the PCB(51) are arranged in a plate form at a time. The resultant(60) is disposed on the PCB(51)(C). After the resultant(60) of the passive components is positioned on the PCB(51), active components(55) are disposed on a hole so that electrodes of the active components and the pad(52) of the PCB(51) correspond to each other(D). The active components(55) are individually arranged by a private mounter. A reflow soldering process is performed to contact electrodes of the active components(55) and the passive components(60) and the pad(52) of the PCB(51), thereby achieving an electric connection between the pad(52) and the electrodes(E).

Description

인쇄회로기판용 표면실장 방법Surface Mount Method for Printed Circuit Boards

본 발명은 인쇄회로기판(이하, PCB라 부름)에 부품을 실장하는 방법에 관한 것으로서, 특히 많은 수의 수동소자들을 판형으로 일괄 형성시킨 후 그 결과물을 PCB에 실장하는 PCB용 표면실장 방법에 관한 것이다.The present invention relates to a method for mounting a component on a printed circuit board (hereinafter referred to as a PCB), and more particularly to a surface mounting method for a PCB for forming a large number of passive elements in a plate shape and then mounting the result on a PCB will be.

상기 PCB 상에 부품을 실장하는 방법에는 표면실장(Surface mounted device : SMD)과 삽입실장(Injection mounted device : IMD)이 있으며, 상기 PCB 위에 표면실장되는 부품은 크게 표준부품과 이형부품으로 구분된다.A method of mounting a component on the PCB includes a surface mounted device (SMD) and an injection mounted device (IMD), and components that are surface mounted on the PCB are classified into standard components and release components.

일반적으로 상기 표준부품은 저항, 콘덴서, 코일 등과 같은 수동소자들을 직육면체 형태로 형성한 것으로서 작게는 0.5㎜×1㎜×0.5㎜에서 크게는 1.6㎜×3.2㎜×1.5㎜ 정도의 크기를 갖는 소형부품이며, 보통 하나의 PCB에 수백 개씩 실장된다. 또한, 상기 이형부품은 IC, 커넥터, 전해 콘덴서 등과 같은 능동소자들로서 상기 표준부품과 비교하여 상대적으로 크기가 크고 형상이 복잡한 부품이다.In general, the standard part is formed of a rectangular parallelepiped of passive elements such as a resistor, a condenser, and a coil, and has a size of about 0.5 mm × 1 mm × 0.5 mm to 1.6 mm × 3.2 mm × 1.5 mm. Usually, several hundred are mounted on one PCB. In addition, the release component is an active element such as an IC, a connector, an electrolytic capacitor, etc., and is a component having a relatively large size and a complicated shape compared to the standard component.

도 1을 참조하여 종래 기술에 의한 표면실장 방법을 설명한다.A surface mounting method according to the prior art will be described with reference to FIG. 1.

먼저, 상면에 패드(2)가 형성되어 있는 PCB(1)를 구비한 후 인쇄기를 이용하여 상기 패드(2) 위에 솔더 페이스트(Solder paste; 3)를 도포한다(A, B).First, a PCB 1 having a pad 2 formed on an upper surface thereof is coated with solder paste 3 on the pad 2 using a printing machine (A, B).

이후, 상기 PCB(1) 위에 주로 수동소자류인 표준부품(4)과 주로 능동소자류인 이형부품(5)을 각각 배치시킨다.After that, the standard parts 4, mainly passive elements, and the release parts 5, mainly active elements, are placed on the PCB 1, respectively.

상세히 설명하면, 상기 PCB(1)의 패드(2)와 표준부품(4)의 전극이 대응되도록 상기 PCB(1)의 소정 위치에 표준부품(4)을 위치시킨 후(C), 상기 PCB(1)의 패드(2)와 이형부품(5)의 전극이 대응되도록 상기 PCB(1)의 소정 위치에 이형부품을 위치시킨다(D). 이때, 상기 표준부품(4)과 이형부품(5)은 각각 전용 장착기에 의해서 상기 PCB(1)에 개별적으로 위치된다.In detail, after placing the standard part 4 at a predetermined position of the PCB 1 such that the pad 2 of the PCB 1 and the electrode of the standard part 4 correspond (C), the PCB ( The release part is positioned at a predetermined position of the PCB 1 so that the pad 2 of 1) and the electrode of the release part 5 correspond to each other (D). At this time, the standard part 4 and the release part 5 are respectively located on the PCB 1 by a dedicated mounter.

이후, 상기 PCB(1)의 패드(2)와 표준부품(4) 및 이형부품(5)의 전극이 서로 접합되도록 리플로우 솔더링(Reflow soldering) 공정을 수행하여 상기 패드(2)와 전극이 전기적인 접속을 이루게 한다(E).Thereafter, a reflow soldering process is performed such that the pad 2 of the PCB 1 and the electrodes of the standard part 4 and the release part 5 are bonded to each other so that the pad 2 and the electrode are electrically connected. (E) to establish a proper connection.

그러나, 상기와 같은 종래의 표면 실장방법은 PCB(1) 위에 표준부품(4)과 이형부품(5)을 각각 실장하기 위해서 별도의 전용 장착기를 구비해야 하고 또, 수백 개의 표준부품(4)을 전용 장착기를 이용하여 개별적으로 실장해야 하므로 실장품질이 저하됨과 동시에 실장비용이 증대되는 문제점이 있다.However, in the conventional surface mounting method as described above, in order to mount the standard part 4 and the release part 5 on the PCB 1, respectively, a separate dedicated mounting device is required, and hundreds of standard parts 4 are provided. Since the mounting must be performed separately using a dedicated mounter, there is a problem in that the mounting quality is reduced and the use of the mounting equipment is increased.

본 발명은 상기와 같은 문제점을 해결하기 위하여 안출된 것으로서, PCB 위에 장착될 다수의 수동소자들을 판형으로 일괄 형성시킨 후 상기 PCB에 실장함으로써 많은 수의 수동소자들을 한번에 실장할 수 있게 되어 실장품질이 향상됨과 아울러 실장비용이 감소되도록 하는 PCB용 표면실장 방법을 제공하는데 그 목적이 있다.The present invention has been made to solve the above problems, by forming a large number of passive devices to be mounted on the PCB in a plate shape and then mounted on the PCB to mount a large number of passive devices at a time, the quality of the mounting It is an object of the present invention to provide a surface mount method for a PCB which is improved and reduces the use of actual equipment.

도 1은 종래 기술에 따른 표면실장 방법이 도시된 흐름도,1 is a flowchart illustrating a surface mounting method according to the prior art;

도 2는 본 발명에 따른 표면실장 방법이 도시된 흐름도,2 is a flowchart illustrating a surface mounting method according to the present invention;

도 3은 본 발명에 따른 수동소자 일괄 형성공정이 도시된 흐름도이다.3 is a flowchart illustrating a passive element batch forming process according to the present invention.

<도면의 주요 부분에 대한 부호의 설명><Explanation of symbols for main parts of the drawings>

51 : PCB 52 : 패드51: PCB 52: pad

53 : 솔더 페이스트 55 : 능동소자53 solder paste 55 active element

60 : 결과물 61 : 기판60 result 61: substrate

62 : 폴리이미드 63 : 저항62: polyimide 63: resistance

64 : 전극 65 : 홀64 electrode 65 hole

상기의 목적을 달성하기 위한 본 발명에 따른 PCB용 표면실장 방법의 특징은 PCB의 일면에 회로패턴에 따라 형성된 패드 위에 솔더 페이스트를 도포시키는 제 1 과정과, 상기 PCB 위에 장착될 다수의 수동소자들을 판형으로 일괄 형성시킨 후 그 결과물을 상기 패드와 상기 결과물에 형성된 수동소자들의 전극이 대응되도록 상기 PCB 상에 위치시키는 제 2 과정과, 상기 PCB의 패드와 능동소자들의 전극이 대응되도록 상기 PCB 상의 소정 위치에 능동소자들을 위치시키는 제 3 과정과, 상기 PCB의 패드와 수동소자 및 능동소자들의 전극이 서로 접합되도록 리플로우 솔더링 공정을 수행하는 제 4 과정으로 이루어진 것이다.Features of the surface mounting method for a PCB according to the present invention for achieving the above object is a first process of applying a solder paste on a pad formed according to a circuit pattern on one surface of the PCB, and a plurality of passive elements to be mounted on the PCB Forming a plate in a plate shape and then placing the resultant on the PCB such that the pad and the electrodes of the passive elements formed on the resultant are corresponded; A third process of placing the active elements in position and a fourth process of performing the reflow soldering process so that the pads of the PCB, the passive elements and the electrodes of the active elements are bonded to each other.

또한, 본 발명의 부가적인 특징은, 상기 제 2 과정이 폴리이미드(Polyimide), 저항재료, 전극재료가 순차적으로 적층된 기판을 형성하는 제 1 단계와, 상기 능동소자들의 실장 위치에 대응되는 상기 기판의 일부를 제거하는 제 2 단계와, 상기 기판에서 저항재료 및 전극재료를 저항패턴에 따라 식각하여 저항을 형성시키는 제 3 단계와, 상기 저항 위에 적층된 전극재료를 식각하여 상기 PCB의 패드와 대응되도록 전극을 형성시키는 제 4 단계로 이루어지는데 있다.In addition, an additional feature of the present invention is that the second process is a first step of forming a substrate in which polyimide, a resistance material, and an electrode material are sequentially stacked; A second step of removing a portion of the substrate, a third step of forming a resistance by etching the resistive material and the electrode material in the substrate according to a resistance pattern, and etching the electrode material stacked on the resistor to form a pad of the PCB; The fourth step of forming the electrode to correspond.

상기와 같이 구성된 본 발명은 많은 수의 수동소자들을 일괄적으로 형성 및 실장할 수 있게 되어 실장품질이 향상됨과 동시에 실장비용이 절감되는 이점이 있다.The present invention configured as described above has the advantage of being able to form and mount a large number of passive elements in a batch, thereby improving the mounting quality and reducing the use of the actual equipment.

이하, 본 발명의 실시 예를 첨부한 도면을 참조하여 설명한다.Hereinafter, embodiments of the present invention will be described with reference to the accompanying drawings.

도 2는 본 발명에 따른 표면실장 방법이 도시된 흐름도, 도 3은 본 발명에 따른 수동소자 일괄 형성과정이 도시된 흐름도이다.2 is a flowchart showing a surface mounting method according to the present invention, Figure 3 is a flowchart showing a passive element batch forming process according to the present invention.

도 2 및 도 3을 참조하여 본 발명에 따른 PCB용 표면실장 방법을 설명한다.2 and 3 will be described a surface mounting method for a PCB according to the present invention.

먼저, 상면에 패드(52)가 형성되어 있는 PCB(51)를 구비한 후 인쇄기를 이용하여 상기 패드(52) 위에 솔더 페이스트(53)를 도포한다(A, B).First, the PCB 51 having the pads 52 formed on the upper surface thereof is coated with solder paste 53 on the pads 52 using a printing machine (A, B).

이후, 상기 PCB(51) 위에 장착될 다수의 수동소자들을 판형으로 일괄 형성시킨 후 그 결과물(60)을 상기 PCB(51)에 위치시킨다(C).Thereafter, a plurality of passive elements to be mounted on the PCB 51 are collectively formed in a plate shape, and then the resultant 60 is placed on the PCB 51 (C).

상세히 설명하면, 먼저 폴리이미드(62), 저항재료(63'), 전극재료(64')이 순차적으로 적층된 기판(61)을 형성시킨 후(F), 상기 능동소자(55)들의 실장 위치에 대응되는 상기 기판(61)의 일부를 제거한다(G).In detail, first, a substrate 61 in which the polyimide 62, the resistance material 63 ', and the electrode material 64' are sequentially stacked (F) is formed (F), and then the mounting positions of the active elements 55 are formed. A portion of the substrate 61 corresponding to is removed (G).

즉, 상기 기판(61)의 소정 위치에 레이저 드릴링(Laser drilling)이나 펀칭(Punching)을 이용하여 상기 능동소자(55)들이 위치 결정되는 홀(65)을 형성시킨다.That is, a hole 65 in which the active elements 55 are positioned is formed at a predetermined position of the substrate 61 by using laser drilling or punching.

이후, 상기 기판(61)에서 저항재료(63') 및 전극재료(64')를 정해진 저항패턴에 따라 식각하여 저항(63)을 형성시킨 후(H), 상기 저항(63) 위에 적층된 전극재료(64')를 식각하여 상기 PCB(51)의 패드(52)와 대응되도록 전극(64)을 형성시킨다(I).Subsequently, after the resistive material 63 'and the electrode material 64' are etched in the substrate 61 according to a predetermined resistance pattern to form a resistor 63 (H), the electrodes stacked on the resistor 63 are formed. The material 64 'is etched to form an electrode 64 to correspond to the pad 52 of the PCB 51 (I).

상기와 같은 방식으로 일괄 형성된 수동소자의 결과물(60)을 PCB(51)에 위치시킨 후, 상기 PCB(51)의 패드(52)와 능동소자(55)들의 전극이 대응되도록 상기 홀(65)에 능동소자(55)들을 위치시킨다(D). 이때, 상기 능동소자(55)들은 전용 장착기에 의해서 개별적으로 배치된다.After placing the resultant 60 of the passive elements collectively formed in the above manner in the PCB 51, the holes 65 correspond to the pads 52 of the PCB 51 and the electrodes of the active elements 55. Place active elements 55 in (D). At this time, the active elements 55 are individually disposed by a dedicated mounter.

이후, 상기 PCB(51)의 패드(52)와 수동소자(60) 및 능동소자(55)들의 전극이 서로 접합되도록 리플로우 솔더링 공정을 수행하여 상기 패드(52)와 전극이 전기적인 접속을 이루게 한다(E).Thereafter, a reflow soldering process is performed such that the pads 52 of the PCB 51 and the electrodes of the passive element 60 and the active elements 55 are bonded to each other so that the pads 52 and the electrodes are electrically connected. (E).

상기와 같이 구성되고 동작되는 본 발명에 따른 PCB용 표면실장 방법은 PCB(51) 위에 장착될 다수의 수동소자들을 판형으로 일괄 형성시킨 후 그 결과물(60)을 상기 PCB(51)에 실장함으로써 많은 수의 수동소자들을 한번에 실장할 수 있게 되고 수동소자용 전용 장착기가 불필요하게 되어 부품의 실장에 소요되는 비용이 현저히 절감됨과 동시에 불량률이 감소되어 실장품질이 향상되는 이점이 있다.The surface mounting method for a PCB according to the present invention configured and operated as described above is formed by forming a plurality of passive elements to be mounted on a PCB 51 in a plate shape and then mounting the resultant 60 on the PCB 51. It is possible to mount a large number of passive elements at one time, and a dedicated mounting device for passive elements is unnecessary, which significantly reduces the cost of mounting components and reduces the defective rate, thereby improving the mounting quality.

또한, 본 발명은 폴리이미드 층(62)이 표면을 향한 쪽에 위치되어 절연면으로서 작용하게 되므로 복수개의 PCB(51)가 조밀하게 조립되는 제품일 경우 PCB(51) 간의 절연효과가 나타나는 이점이 있다.In addition, according to the present invention, since the polyimide layer 62 is positioned toward the surface to act as an insulating surface, when the plurality of PCBs 51 are densely assembled, there is an advantage that the insulation effect between the PCBs 51 appears. .

Claims (2)

PCB의 일면에 회로패턴에 따라 형성된 패드 위에 솔더 페이스트를 도포시키는 제 1 과정과, 상기 PCB 위에 장착될 다수의 수동소자들을 판형으로 일괄 형성시킨 후 그 결과물을 상기 패드와 상기 결과물에 형성된 수동소자들의 전극이 대응되도록 상기 PCB 상에 위치시키는 제 2 과정과, 상기 PCB의 패드와 능동소자들의 전극이 대응되도록 상기 PCB 상의 소정 위치에 능동소자들을 위치시키는 제 3 과정과, 상기 PCB의 패드와 수동소자 및 능동소자들의 전극이 서로 접합되도록 리플로우 솔더링 공정을 수행하는 제 4 과정으로 이루어진 것을 특징으로 하는 PCB용 표면실장방법.A first process of applying solder paste on a pad formed according to a circuit pattern on one surface of a PCB, and forming a plurality of passive elements to be mounted on the PCB in a plate shape and then the resulting product of the passive elements formed on the pad and the resultant A second process of placing electrodes on the PCB so as to correspond to each other, a third process of placing active elements at a predetermined position on the PCB so that the pads of the PCB and the electrodes of the active elements correspond, and the pads and the passive elements of the PCB; And a fourth process of performing a reflow soldering process so that the electrodes of the active devices are bonded to each other. 제 1 항에 있어서,The method of claim 1, 상기 제 2 과정은 폴리이미드(Polyimide), 저항재료, 전극재료가 순차적으로 적층된 기판을 형성하는 제 1 단계와, 상기 능동소자들의 실장 위치에 대응되는 상기 기판의 일부를 제거하는 제 2 단계와, 상기 기판에서 저항재료 및 전극재료를 저항패턴에 따라 식각하여 저항을 형성시키는 제 3 단계와, 상기 저항 위에 적층된 전극재료를 식각하여 상기 PCB의 패드와 대응되도록 전극을 형성시키는 제 4 단계로 이루어진 것을 특징으로 하는 PCB용 표면실장방법.The second process may include a first step of forming a substrate in which polyimide, a resistance material, and an electrode material are sequentially stacked, and a second step of removing a portion of the substrate corresponding to a mounting position of the active devices; A third step of forming a resistor by etching the resistive material and the electrode material in the substrate according to a resistance pattern; and forming a electrode to correspond to the pad of the PCB by etching the electrode material stacked on the resistor. Surface mounting method for a PCB, characterized in that made.
KR1019970056342A 1997-10-30 1997-10-30 Surface mounting method for printed circuit board KR100287738B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019970056342A KR100287738B1 (en) 1997-10-30 1997-10-30 Surface mounting method for printed circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019970056342A KR100287738B1 (en) 1997-10-30 1997-10-30 Surface mounting method for printed circuit board

Publications (2)

Publication Number Publication Date
KR19990034682A KR19990034682A (en) 1999-05-15
KR100287738B1 true KR100287738B1 (en) 2001-07-12

Family

ID=37515062

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019970056342A KR100287738B1 (en) 1997-10-30 1997-10-30 Surface mounting method for printed circuit board

Country Status (1)

Country Link
KR (1) KR100287738B1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100781938B1 (en) * 2001-07-18 2007-12-04 엘지전자 주식회사 LCR embeded PCB making method
KR101114008B1 (en) * 2005-01-11 2012-02-20 엘지이노텍 주식회사 Surface mounting process of shield can

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4208594A1 (en) * 1992-03-03 1993-09-09 Bosch Gmbh Robert Prefabricated electrical component fixing to PCB - serially mfg. unitary circuits for selective imposition on regions of circuit board requiring rectification or extension

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4208594A1 (en) * 1992-03-03 1993-09-09 Bosch Gmbh Robert Prefabricated electrical component fixing to PCB - serially mfg. unitary circuits for selective imposition on regions of circuit board requiring rectification or extension

Also Published As

Publication number Publication date
KR19990034682A (en) 1999-05-15

Similar Documents

Publication Publication Date Title
US4088828A (en) Printed circuit board
TWI548046B (en) Circuit board and manufacturing method thereof
JPS61288493A (en) Part terminal number display for circuit board
JPH06216487A (en) Connecting terminal part of flexible pattern
KR100287738B1 (en) Surface mounting method for printed circuit board
US6182883B1 (en) Method and apparatus for precisely registering solder paste in a printed circuit board repair operation
JPH07183627A (en) Printed circuit board
US8094460B2 (en) Orientation-tolerant land pattern and method of manufacturing the same
KR100346050B1 (en) Attachment structure for chip-type parts and method for attaching chip-type parts
KR20140027070A (en) Method of manufacturing a surface mounted device and corresponding surface mounted device
KR100584142B1 (en) Apparatus of Wall PCB and chipset in Mobile Station
JP2004303944A (en) Module substrate and its manufacturing method
JPH0677623A (en) Electronic circuit device and manufacture thereof
US6518512B2 (en) Structure for inspecting electrical component alignment
WO2004006638A1 (en) Selective area solder placement
JP3872600B2 (en) Mounting method of electronic circuit unit
EP2134146A1 (en) Printed circuit board assembly and a method of assembling thereof
KR20020046754A (en) Method for mounting surface mounted devices on a pcb and the pcb therefor
JP2000124587A (en) Fitting method and fitting structure of electronic circuit unit to printed board
WO2001097577A1 (en) Printed circuit board
JPS60201692A (en) Wiring circuit device
JPH0729803U (en) Composite electronic components
JPH1022412A (en) Ball grid array circuit board
JP2004087748A (en) Printed distribution board
JPH1140911A (en) Printed board

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20080102

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee