KR0140030B1 - 퓨징 시스템 - Google Patents

퓨징 시스템

Info

Publication number
KR0140030B1
KR0140030B1 KR1019940039687A KR19940039687A KR0140030B1 KR 0140030 B1 KR0140030 B1 KR 0140030B1 KR 1019940039687 A KR1019940039687 A KR 1019940039687A KR 19940039687 A KR19940039687 A KR 19940039687A KR 0140030 B1 KR0140030 B1 KR 0140030B1
Authority
KR
South Korea
Prior art keywords
fusing
data
unit
serial data
output
Prior art date
Application number
KR1019940039687A
Other languages
English (en)
Korean (ko)
Other versions
KR960026651A (ko
Inventor
목도상
Original Assignee
김광호
삼성전자주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자주식회사 filed Critical 김광호
Priority to KR1019940039687A priority Critical patent/KR0140030B1/ko
Priority to JP7269832A priority patent/JPH0917957A/ja
Priority to DE19548984A priority patent/DE19548984A1/de
Publication of KR960026651A publication Critical patent/KR960026651A/ko
Application granted granted Critical
Publication of KR0140030B1 publication Critical patent/KR0140030B1/ko

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
    • G11C17/18—Auxiliary circuits, e.g. for writing into memory
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N17/00—Diagnosis, testing or measuring for television systems or their details
    • H04N17/06—Diagnosis, testing or measuring for television systems or their details for recorders
KR1019940039687A 1994-12-30 1994-12-30 퓨징 시스템 KR0140030B1 (ko)

Priority Applications (3)

Application Number Priority Date Filing Date Title
KR1019940039687A KR0140030B1 (ko) 1994-12-30 1994-12-30 퓨징 시스템
JP7269832A JPH0917957A (ja) 1994-12-30 1995-10-18 ヒュージングシステム
DE19548984A DE19548984A1 (de) 1994-12-30 1995-12-28 Schmelz- bzw. Sicherungssystem

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940039687A KR0140030B1 (ko) 1994-12-30 1994-12-30 퓨징 시스템

Publications (2)

Publication Number Publication Date
KR960026651A KR960026651A (ko) 1996-07-22
KR0140030B1 true KR0140030B1 (ko) 1998-07-15

Family

ID=19405738

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940039687A KR0140030B1 (ko) 1994-12-30 1994-12-30 퓨징 시스템

Country Status (3)

Country Link
JP (1) JPH0917957A (de)
KR (1) KR0140030B1 (de)
DE (1) DE19548984A1 (de)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100636753B1 (ko) * 1998-04-30 2006-10-20 마이크로나스 게엠베하 집적 회로의 파라미터화 방법 및 그 집적 회로

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR0154667B1 (ko) * 1995-10-13 1998-12-01 김광호 퓨징회로
DE19743271C1 (de) 1997-09-30 1998-10-29 Siemens Ag Lineare Anordnung metallischer Sicherungsstrecken auf Wafern, wobei durch "Schießen" der Sicherungsstrecken Schaltungskenngrößen einstellbar sind
DE19912446C1 (de) * 1999-03-19 2000-11-09 Micronas Intermetall Gmbh Einrichtung zum Einstellen von Betriebsgrößen in mehreren programmierbaren integrierten Schaltungen, insbesondere enthaltend jeweils einen Hallgenerator
DE10052484B4 (de) * 2000-10-23 2006-04-13 Stmicroelectronics Gmbh Zappingschaltung und Zappingverfahren
JP2009016657A (ja) * 2007-07-06 2009-01-22 Tokyo Electron Ltd レジストパターンの再形成方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100636753B1 (ko) * 1998-04-30 2006-10-20 마이크로나스 게엠베하 집적 회로의 파라미터화 방법 및 그 집적 회로

Also Published As

Publication number Publication date
KR960026651A (ko) 1996-07-22
DE19548984A1 (de) 1996-07-04
JPH0917957A (ja) 1997-01-17

Similar Documents

Publication Publication Date Title
US6791157B1 (en) Integrated circuit package incorporating programmable elements
US7390973B2 (en) Memory module and signal line arrangement method thereof
CN101460007B (zh) 电路基板
KR20080018133A (ko) 반도체 장치, 반도체 집적 회로 및 범프 저항 측정 방법
US6838891B2 (en) Semiconductor device
WO2001017112A1 (en) Integrated circuit including dedicated and programmable logic
US7714629B2 (en) Delay circuit and delay time adjustment method
KR0140030B1 (ko) 퓨징 시스템
US6615402B2 (en) Interchangeable FPGA-gate array
US6822474B2 (en) On chip logic analyzer debug bus
US6732266B1 (en) Method and apparatus for reconfiguring circuit board and integrated circuit packet arrangement with one-time programmable elements
JP3814019B2 (ja) 半導体ｉｃ用のヒュージング回路
US20030176013A1 (en) Integrated circuit capable of operating in multiple orientations
US5157476A (en) Tape carrier having improved test pads
CN116298795A (zh) 一种芯片内的成测修调电路
US20030117214A1 (en) Semiconductor device with voltage down circuit changing power supply voltage to operating voltage
US20010054904A1 (en) Monitoring resistor element and measuring method of relative preciseness of resistor elements
US6281580B1 (en) LSI package and inner lead wiring method for same
KR100465541B1 (ko) 멀티 프로빙 패드를 구비한 반도체 테스트 장치
US6047394A (en) Circuit for easily testing a logic circuit having a number of input-output pins by scan path
KR0174723B1 (ko) 퓨징회로
JP2003004808A (ja) 半導体装置および半導体装置のテスト方法
KR100260848B1 (ko) 튜너 측정용 지그
US20020030979A1 (en) Circuit board system for optiming contact pin layout in an integrated circuit
US6236547B1 (en) Zener zapping device and zener zapping method

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20120229

Year of fee payment: 15

LAPS Lapse due to unpaid annual fee