JPWO2023106249A5 - - Google Patents
Download PDFInfo
- Publication number
- JPWO2023106249A5 JPWO2023106249A5 JP2023566302A JP2023566302A JPWO2023106249A5 JP WO2023106249 A5 JPWO2023106249 A5 JP WO2023106249A5 JP 2023566302 A JP2023566302 A JP 2023566302A JP 2023566302 A JP2023566302 A JP 2023566302A JP WO2023106249 A5 JPWO2023106249 A5 JP WO2023106249A5
- Authority
- JP
- Japan
- Prior art keywords
- pulse signal
- input
- output
- terminal
- block circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2021198579 | 2021-12-07 | ||
| JP2021198579 | 2021-12-07 | ||
| PCT/JP2022/044655 WO2023106249A1 (ja) | 2021-12-07 | 2022-12-05 | モジュール回路、及びレザバー回路 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPWO2023106249A1 JPWO2023106249A1 (https=) | 2023-06-15 |
| JPWO2023106249A5 true JPWO2023106249A5 (https=) | 2024-07-30 |
| JP7659852B2 JP7659852B2 (ja) | 2025-04-10 |
Family
ID=86730344
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2023566302A Active JP7659852B2 (ja) | 2021-12-07 | 2022-12-05 | モジュール回路、及びレザバー回路 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US12525968B2 (https=) |
| JP (1) | JP7659852B2 (https=) |
| WO (1) | WO2023106249A1 (https=) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2025239025A1 (ja) * | 2024-05-17 | 2025-11-20 | ソニーセミコンダクタソリューションズ株式会社 | 電子回路 |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0390226A1 (en) * | 1984-07-31 | 1990-10-03 | Yamaha Corporation | Jitter absorption circuit |
| US6819190B2 (en) * | 2002-12-10 | 2004-11-16 | Intersil Americas Inc. | Robust fractional clock-based pulse generator for digital pulse width modulator |
| JP4780921B2 (ja) | 2004-03-17 | 2011-09-28 | キヤノン株式会社 | 並列パルス信号処理装置、及びその制御方法 |
| US7271754B2 (en) * | 2005-02-22 | 2007-09-18 | The Regents Of The University Of Colorado, A Body Corporate | Digital pulse-width modulator |
| US10396807B1 (en) * | 2016-02-08 | 2019-08-27 | Auburn University | Multi-ring coupled ring oscillator with improved phase noise |
| US20180191356A1 (en) * | 2017-01-03 | 2018-07-05 | Allegro Microsystems, Llc | Control circuit |
| US10803383B2 (en) | 2017-01-25 | 2020-10-13 | Electronics And Telecommunications Research Institute | Neuromorphic arithmetic device |
-
2022
- 2022-12-05 US US18/715,699 patent/US12525968B2/en active Active
- 2022-12-05 WO PCT/JP2022/044655 patent/WO2023106249A1/ja not_active Ceased
- 2022-12-05 JP JP2023566302A patent/JP7659852B2/ja active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5768475B2 (ja) | スイッチング電源装置 | |
| JP6356140B2 (ja) | スロープ補償モジュール | |
| CN101282036B (zh) | 一种放电过流保护电路 | |
| US20090315530A1 (en) | Pulse controlled soft start scheme for buck converter | |
| US6137668A (en) | Power switch with overload protection | |
| US8570021B2 (en) | DC/DC converter having a delay generator circuit positioned between a comparator and a pulse generator and a DC/DC converter control method | |
| WO2016181597A1 (ja) | 駆動回路、スイッチング制御回路およびスイッチング装置 | |
| KR101962596B1 (ko) | 신호 발생 방법 및 이를 위한 회로 구조 | |
| CN102386893B (zh) | 一种可调节的方波信号发生电路以及应用其的开关型调节器 | |
| CN113054950B (zh) | 一种张弛振荡器和存储芯片 | |
| JP2015012414A (ja) | 回路 | |
| JPWO2023106249A5 (https=) | ||
| US6833745B2 (en) | Signal generator for charge pump in an integrated circuit | |
| TW201810894A (zh) | Dcdc轉換器 | |
| Saft et al. | An improved low-power CMOS thyristor-based micro-to-millisecond delay element | |
| KR102049713B1 (ko) | 충방전 제어 회로를 갖는 전자 기기 | |
| US7535269B2 (en) | Multiplier circuit | |
| US7164300B2 (en) | Power-low reset circuit | |
| US12525968B2 (en) | Module circuit and reservoir circuit | |
| CN112994659B (zh) | 弛豫振荡器和控制弛豫振荡器的方法 | |
| TW201524126A (zh) | 延遲電路、振盪電路及半導體裝置 | |
| JP2017093110A (ja) | スイッチングレギュレータ回路 | |
| JP2007507137A (ja) | Rc発振回路 | |
| JP2006222524A (ja) | 発振回路 | |
| JP3810316B2 (ja) | 周波数逓倍回路 |