JPWO2021149105A5 - - Google Patents
Download PDFInfo
- Publication number
- JPWO2021149105A5 JPWO2021149105A5 JP2021572127A JP2021572127A JPWO2021149105A5 JP WO2021149105 A5 JPWO2021149105 A5 JP WO2021149105A5 JP 2021572127 A JP2021572127 A JP 2021572127A JP 2021572127 A JP2021572127 A JP 2021572127A JP WO2021149105 A5 JPWO2021149105 A5 JP WO2021149105A5
- Authority
- JP
- Japan
- Prior art keywords
- program
- stored
- cpu
- ram
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000010586 diagram Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
Images
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/JP2020/001682 WO2021149105A1 (ja) | 2020-01-20 | 2020-01-20 | 秘密計算装置、秘密計算方法、およびプログラム |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPWO2021149105A1 JPWO2021149105A1 (https=) | 2021-07-29 |
| JPWO2021149105A5 true JPWO2021149105A5 (https=) | 2022-08-19 |
| JP7318743B2 JP7318743B2 (ja) | 2023-08-01 |
Family
ID=76992092
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2021572127A Active JP7318743B2 (ja) | 2020-01-20 | 2020-01-20 | 秘密計算装置、秘密計算方法、およびプログラム |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US11934564B2 (https=) |
| EP (1) | EP4095829A4 (https=) |
| JP (1) | JP7318743B2 (https=) |
| CN (1) | CN114981859B (https=) |
| AU (1) | AU2020424993B2 (https=) |
| WO (1) | WO2021149105A1 (https=) |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4288966B2 (ja) * | 2003-03-07 | 2009-07-01 | 沖電気工業株式会社 | 秘密分散装置、秘密再構成装置、秘密分散再構成システム、秘密分散方法、及び秘密再構成方法 |
| KR20050088506A (ko) * | 2004-03-02 | 2005-09-07 | 삼성전자주식회사 | 다중 세정도를 지원하는 확장형 몽고메리 모듈러 곱셈기 |
| US8995657B2 (en) * | 2012-06-14 | 2015-03-31 | Kabushiki Kaisha Toshiba | Device and method for certifying one's own authenticity |
| JP5961571B2 (ja) * | 2013-02-26 | 2016-08-02 | 日本電信電話株式会社 | 秘密表除算装置及び方法 |
| CN103259650B (zh) * | 2013-04-25 | 2015-12-09 | 河海大学 | 一种对诚实参与者公平的理性多秘密分享方法 |
| CN105593919B (zh) * | 2013-10-10 | 2018-01-30 | 日本电信电话株式会社 | 秘密商转移装置及方法、秘密比特分解装置及方法、秘密模数转换装置及方法 |
| JP5957126B1 (ja) * | 2015-06-24 | 2016-07-27 | 日本電信電話株式会社 | 秘密計算装置、秘密計算方法、およびプログラム |
| CN105007284B (zh) * | 2015-08-12 | 2019-04-12 | 南京理工大学 | 多管理者群组共享数据中具有隐私保护的公开审计方法 |
| GB2556902A (en) * | 2016-11-24 | 2018-06-13 | Payfont Ltd | Method and system for securely storing data using a secret sharing scheme |
| EP3402118A1 (en) * | 2017-05-10 | 2018-11-14 | Koninklijke Philips N.V. | Key agreement devices and method |
| JP7041951B2 (ja) * | 2018-02-20 | 2022-03-25 | 惠市 岩村 | 入力者装置、演算支援装置、及びプログラム |
-
2020
- 2020-01-20 JP JP2021572127A patent/JP7318743B2/ja active Active
- 2020-01-20 AU AU2020424993A patent/AU2020424993B2/en active Active
- 2020-01-20 CN CN202080093270.5A patent/CN114981859B/zh active Active
- 2020-01-20 EP EP20915434.3A patent/EP4095829A4/en active Pending
- 2020-01-20 WO PCT/JP2020/001682 patent/WO2021149105A1/ja not_active Ceased
- 2020-01-20 US US17/790,769 patent/US11934564B2/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US12073871B2 (en) | Method of performing internal processing operation of memory device | |
| US7404066B2 (en) | Active memory command engine and method | |
| US9015390B2 (en) | Active memory data compression system and method | |
| KR102526619B1 (ko) | 지속적인 컴퓨팅을 위한 저 전력 및 저 대기시간 gpu 코프로세서 | |
| KR20170020607A (ko) | 플렉시블 리프레쉬 스킵 영역을 운영하는 반도체 메모리 장치 | |
| JPWO2021149104A5 (https=) | ||
| US20190129754A1 (en) | Trusted memory zone | |
| CN114490041A (zh) | 数组计算方法、装置、设备、介质和计算机程序产品 | |
| JPWO2021149103A5 (https=) | ||
| JPH01263737A (ja) | エミュレーション装置 | |
| US12487765B2 (en) | System memory training with chipset attached memory | |
| JPWO2021149105A5 (https=) | ||
| JPWO2021149106A5 (https=) | ||
| US10055346B2 (en) | Polarity based data transfer function for volatile memory | |
| US7073034B2 (en) | System and method for encoding processing element commands in an active memory device | |
| CN112365910A (zh) | 一种存储器及神经形态芯片 | |
| CN116028397A (zh) | 向后兼容的内存中处理（pim）协议 | |
| US20230266893A1 (en) | Memory system including memory device and memory controller, and operating method thereof | |
| TWI707272B (zh) | 可執行指令的電子裝置以及指令執行方法 | |
| US20220197878A1 (en) | Compressed Read and Write Operations via Deduplication | |
| TW202439133A (zh) | 多叢集系統 | |
| KR20250029530A (ko) | 메모리 장치 및 그 동작 방법 | |
| JPH04199450A (ja) | ダイレクト・メモリ・アクセス制御回路 | |
| JPH0269843A (ja) | マイクロコンピュータ | |
| JPH05303886A (ja) | メモリ装置 |