JPWO2021140407A1 - - Google Patents

Info

Publication number
JPWO2021140407A1
JPWO2021140407A1 JP2021569603A JP2021569603A JPWO2021140407A1 JP WO2021140407 A1 JPWO2021140407 A1 JP WO2021140407A1 JP 2021569603 A JP2021569603 A JP 2021569603A JP 2021569603 A JP2021569603 A JP 2021569603A JP WO2021140407 A1 JPWO2021140407 A1 JP WO2021140407A1
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2021569603A
Other languages
Japanese (ja)
Other versions
JP7640472B2 (ja
JPWO2021140407A5 (enExample
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of JPWO2021140407A1 publication Critical patent/JPWO2021140407A1/ja
Publication of JPWO2021140407A5 publication Critical patent/JPWO2021140407A5/ja
Priority to JP2025025809A priority Critical patent/JP2025071240A/ja
Application granted granted Critical
Publication of JP7640472B2 publication Critical patent/JP7640472B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D99/00—Subject matter not provided for in other groups of this subclass
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/05—Making the transistor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/70—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates the floating gate being an electrode shared by two or more components
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6704—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/673—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
    • H10D30/6733—Multi-gate TFTs
    • H10D30/6734—Multi-gate TFTs having gate electrodes arranged on both top and bottom sides of the channel, e.g. dual-gate TFTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/674—Thin-film transistors [TFT] characterised by the active materials
    • H10D30/6755—Oxide semiconductors, e.g. zinc oxide, copper aluminium oxide or cadmium stannate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6757—Thin-film transistors [TFT] characterised by the structure of the channel, e.g. transverse or longitudinal shape or doping profile
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/22—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using physical deposition, e.g. vacuum deposition or sputtering
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/24—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using chemical vapour deposition [CVD]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/32—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by intermediate layers between substrates and deposited layers
    • H10P14/3202—Materials thereof
    • H10P14/3238—Materials thereof being insulating materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34—Deposited materials, e.g. layers
    • H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
    • H10P14/3434—Deposited materials, e.g. layers characterised by the chemical composition being oxide semiconductor materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34—Deposited materials, e.g. layers
    • H10P14/3438—Doping during depositing
    • H10P14/3441—Conductivity type
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34—Deposited materials, e.g. layers
    • H10P14/3438—Doping during depositing
    • H10P14/3441—Conductivity type
    • H10P14/3442—N-type
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34—Deposited materials, e.g. layers
    • H10P14/3466—Crystal orientation
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/63—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
    • H10P14/6326—Deposition processes
    • H10P14/6328—Deposition from the gas or vapour phase
    • H10P14/6329—Deposition from the gas or vapour phase using physical ablation of a target, e.g. physical vapour deposition or pulsed laser deposition
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/65—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials
    • H10P14/6516—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials of treatments performed after formation of the materials
    • H10P14/6529—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials of treatments performed after formation of the materials by exposure to a gas or vapour
    • H10P14/6532—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials of treatments performed after formation of the materials by exposure to a gas or vapour by exposure to a plasma
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/69—Inorganic materials
    • H10P14/692—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses
    • H10P14/6938—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses the material containing at least one metal element, e.g. metal oxides, metal oxynitrides or metal oxycarbides
    • H10P14/6939—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses the material containing at least one metal element, e.g. metal oxides, metal oxynitrides or metal oxycarbides characterised by the metal
    • H10P14/69391—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses the material containing at least one metal element, e.g. metal oxides, metal oxynitrides or metal oxycarbides characterised by the metal the material containing aluminium, e.g. Al2O3

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Thin Film Transistor (AREA)
  • Semiconductor Memories (AREA)
  • Noodles (AREA)
  • Bipolar Transistors (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
JP2021569603A 2020-01-10 2020-12-28 半導体装置、および半導体装置の作製方法 Active JP7640472B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2025025809A JP2025071240A (ja) 2020-01-10 2025-02-20 半導体装置

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2020002997 2020-01-10
JP2020002997 2020-01-10
PCT/IB2020/062468 WO2021140407A1 (ja) 2020-01-10 2020-12-28 半導体装置、および半導体装置の作製方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2025025809A Division JP2025071240A (ja) 2020-01-10 2025-02-20 半導体装置

Publications (3)

Publication Number Publication Date
JPWO2021140407A1 true JPWO2021140407A1 (enExample) 2021-07-15
JPWO2021140407A5 JPWO2021140407A5 (enExample) 2023-12-27
JP7640472B2 JP7640472B2 (ja) 2025-03-05

Family

ID=76788512

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2021569603A Active JP7640472B2 (ja) 2020-01-10 2020-12-28 半導体装置、および半導体装置の作製方法
JP2025025809A Pending JP2025071240A (ja) 2020-01-10 2025-02-20 半導体装置

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2025025809A Pending JP2025071240A (ja) 2020-01-10 2025-02-20 半導体装置

Country Status (5)

Country Link
US (1) US20230027402A1 (enExample)
JP (2) JP7640472B2 (enExample)
KR (1) KR20220124700A (enExample)
CN (1) CN114930547A (enExample)
WO (1) WO2021140407A1 (enExample)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11929436B2 (en) * 2021-02-02 2024-03-12 Taiwan Semiconductor Manufacturing Company Limited Thin transistor including a hydrogen-blocking dielectric barrier and methods for forming the same
US11856751B2 (en) * 2021-03-12 2023-12-26 Taiwan Semiconductor Manufacturing Company Limited Drain sharing for memory cell thin film access transistors and methods for forming the same
US12218252B2 (en) * 2021-08-30 2025-02-04 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor structure with source and drain electrode embedded within semiconductor layer and manufacturing method thereof
US12133396B2 (en) * 2021-08-30 2024-10-29 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor device, integrated circuit and method of manufacturing the same
CN120188582A (zh) * 2022-10-21 2025-06-20 株式会社半导体能源研究所 半导体装置及存储装置
CN119159015B (zh) * 2024-11-20 2025-06-27 江苏爱矽半导体科技有限公司 一种半导体封装机

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014195062A (ja) * 2013-03-01 2014-10-09 Semiconductor Energy Lab Co Ltd 半導体装置およびその作製方法
JP2015005738A (ja) * 2013-05-20 2015-01-08 株式会社半導体エネルギー研究所 半導体装置およびその作製方法
JP2015005733A (ja) * 2013-05-20 2015-01-08 株式会社半導体エネルギー研究所 半導体装置
WO2019166914A1 (ja) * 2018-02-28 2019-09-06 株式会社半導体エネルギー研究所 半導体装置、および半導体装置の作製方法

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09139508A (ja) * 1995-11-10 1997-05-27 Toyota Motor Corp 薄膜トランジスタの製造方法
US7419858B2 (en) * 2006-08-31 2008-09-02 Sharp Laboratories Of America, Inc. Recessed-gate thin-film transistor with self-aligned lightly doped drain
KR101781336B1 (ko) 2009-12-25 2017-09-25 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치
WO2012017843A1 (en) 2010-08-06 2012-02-09 Semiconductor Energy Laboratory Co., Ltd. Semiconductor integrated circuit
US9343579B2 (en) * 2013-05-20 2016-05-17 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
KR20170096956A (ko) * 2016-02-17 2017-08-25 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치, 전자 기기

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014195062A (ja) * 2013-03-01 2014-10-09 Semiconductor Energy Lab Co Ltd 半導体装置およびその作製方法
JP2015005738A (ja) * 2013-05-20 2015-01-08 株式会社半導体エネルギー研究所 半導体装置およびその作製方法
JP2015005733A (ja) * 2013-05-20 2015-01-08 株式会社半導体エネルギー研究所 半導体装置
WO2019166914A1 (ja) * 2018-02-28 2019-09-06 株式会社半導体エネルギー研究所 半導体装置、および半導体装置の作製方法

Also Published As

Publication number Publication date
JP7640472B2 (ja) 2025-03-05
US20230027402A1 (en) 2023-01-26
CN114930547A (zh) 2022-08-19
JP2025071240A (ja) 2025-05-02
WO2021140407A1 (ja) 2021-07-15
KR20220124700A (ko) 2022-09-14

Similar Documents

Publication Publication Date Title
BR102021013306B1 (pt) Disposição introduzida em forno de pizza, com dispostivo de regulagem de altura da esteira com ajustes gradual escalonado
BR102021010942B1 (pt) Dispositivo mecânico para abertura e fechamento de portas para diferentes tipos de maçaneta, bola ou alavanca, acionado por pedal
BR102021010384B1 (pt) Equipamento para limpeza e/ou teste de bicos injetores com alta pressão
BR102021009961B1 (pt) Sistema e método para aproveitamento da água de injeção dessulfatada de plataformas marítimas para utilização em squeezes de inibição
BR102021007825B1 (pt) Equipamento de entretenimento e contemplação visual por cabines rotacionais e com giro radial e axial de 360 graus, para instalação em coberturas de edificações, penhascos ou encostas de elevações geográficas abissais
BR102021006565B1 (pt) Máquina de acabamento de estradas e método para operar a mesma
BR102021005700B1 (pt) Selo irregular para redução de ruído em aeronaves
BR102021005383B1 (pt) Método de perfurar um furo de poço marítimo com circulação reversa de fluido sem uso de tubulares de riser de perfuração
BR102021004908B1 (pt) Equipamento gerador de dióxido de cloro com processamento em alta pressão em reator com três zonas de operação para tratamento de águas e efluentes
BR102021003589B1 (pt) Método para fabricar uma estrutura monolítica em formato de caixa para fuselagens e asas de aeronave usando um material prepreg de matriz de polímero reforçada com fibra
BR102021003353B1 (pt) Aerofólio compósito estrutural, aeronave e método de montagem de um aerofólio compósito estrutural
BR102021002172B1 (pt) Sistema de trem de pouso, métodos de retração e de implantação de um sistema de trem de pouso
BR102021000474B1 (pt) Aparelho de pino de medição, sistema de amortecimento multiator, e, conjunto de amortecedor de impacto
BR102020026775B1 (pt) Montagem de painel de malha de arame soldado e uma ou mais armações, e parede ou teto reforçado por uma ou mais montagens
BR102020026454B1 (pt) Membrana de nanocelulose bacteriana e seu uso como bolus em radioterapia
BR102020026302B1 (pt) Processo de produção de corante natural azul
BR102020023974B1 (pt) Revestimento de amarras para redução de arrasto longitudinal
BR102020021170B1 (pt) Composição, formulações orais e uso
BR102020018864B1 (pt) Grade de ventilação modular
BR102020018483B1 (pt) Dispositivo mecânico para arraste de cabeçote móvel para realização de furos, alargamentos, roscas com machos por intermédio de automatização em tornos mecânicos horizontais
BR102020010912B1 (pt) Aparelho compacto de eletrólise de baixo custo
BR102020005641B1 (pt) Método integrado de cultura do peixe lambari-do-rabo-amarelo, camarão-da-amazônia e o peixe curimbatá
BR102020004560B1 (pt) Rotor eólico utilizando duplas-pás inteiriças para geração de potência
BR102020003823B1 (pt) Distribuidor de corretivos, fertilizantes e sementes
BR102021009685B1 (pt) Processo de produção de termofosfato por sinterização via sopro

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20231219

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20231219

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20250121

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20250220

R150 Certificate of patent or registration of utility model

Ref document number: 7640472

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150