JPWO2020241362A1 - - Google Patents

Info

Publication number
JPWO2020241362A1
JPWO2020241362A1 JP2021522242A JP2021522242A JPWO2020241362A1 JP WO2020241362 A1 JPWO2020241362 A1 JP WO2020241362A1 JP 2021522242 A JP2021522242 A JP 2021522242A JP 2021522242 A JP2021522242 A JP 2021522242A JP WO2020241362 A1 JPWO2020241362 A1 JP WO2020241362A1
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2021522242A
Other versions
JP7407813B2 (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of JPWO2020241362A1 publication Critical patent/JPWO2020241362A1/ja
Application granted granted Critical
Publication of JP7407813B2 publication Critical patent/JP7407813B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/0272—Arrangements for coupling to multiple lines, e.g. for differential transmission
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G06F13/4291—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a clocked protocol
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/0272—Arrangements for coupling to multiple lines, e.g. for differential transmission
    • H04L25/0274—Arrangements for ensuring balanced coupling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/0272—Arrangements for coupling to multiple lines, e.g. for differential transmission
    • H04L25/0276—Arrangements for coupling common mode signals
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/028—Arrangements specific to the transmitter end
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4917—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • General Physics & Mathematics (AREA)
  • Dc Digital Transmission (AREA)
JP2021522242A 2019-05-29 2020-05-18 送信装置および通信システム Active JP7407813B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2019099922 2019-05-29
JP2019099922 2019-05-29
PCT/JP2020/019688 WO2020241362A1 (ja) 2019-05-29 2020-05-18 送信装置および通信システム

Publications (2)

Publication Number Publication Date
JPWO2020241362A1 true JPWO2020241362A1 (ja) 2020-12-03
JP7407813B2 JP7407813B2 (ja) 2024-01-04

Family

ID=73552948

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2021522242A Active JP7407813B2 (ja) 2019-05-29 2020-05-18 送信装置および通信システム

Country Status (7)

Country Link
US (1) US11683202B2 (ja)
EP (1) EP3979580A4 (ja)
JP (1) JP7407813B2 (ja)
KR (1) KR20220015384A (ja)
CN (1) CN113874849A (ja)
TW (1) TWI826675B (ja)
WO (1) WO2020241362A1 (ja)

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8064535B2 (en) 2007-03-02 2011-11-22 Qualcomm Incorporated Three phase and polarity encoded serial interface
US8848810B2 (en) * 2008-03-05 2014-09-30 Qualcomm Incorporated Multiple transmitter system and method
US10733138B2 (en) * 2013-07-02 2020-08-04 Inphi Corporation Silicon photonics based module for storing cryptocurrency and executing peer-to-peer transaction
TW202339464A (zh) * 2014-03-25 2023-10-01 日商新力股份有限公司 發送裝置
JP6120798B2 (ja) * 2014-04-14 2017-04-26 ザインエレクトロニクス株式会社 送信装置、受信装置および送受信システム
JP6369160B2 (ja) * 2014-06-20 2018-08-08 ソニー株式会社 送信装置および通信システム
US10554234B2 (en) * 2016-03-14 2020-02-04 Sony Corporation Transmission device, transmission method, and communication system
CN111386358A (zh) 2017-11-29 2020-07-07 杰富意钢铁株式会社 高强度镀锌钢板及其制造方法

Also Published As

Publication number Publication date
CN113874849A (zh) 2021-12-31
US20220224569A1 (en) 2022-07-14
EP3979580A4 (en) 2022-07-20
JP7407813B2 (ja) 2024-01-04
EP3979580A1 (en) 2022-04-06
WO2020241362A1 (ja) 2020-12-03
KR20220015384A (ko) 2022-02-08
US11683202B2 (en) 2023-06-20
TW202112078A (zh) 2021-03-16
TWI826675B (zh) 2023-12-21

Similar Documents

Publication Publication Date Title
BR112019017762A2 (ja)
BR112021017339A2 (ja)
BR112021013854A2 (ja)
BR112021018450A2 (ja)
BR112021017939A2 (ja)
BR112021017892A2 (ja)
BR112019016141A2 (ja)
AU2020104490A4 (ja)
BR112021017738A2 (ja)
BR112021017782A2 (ja)
BR112019016138A2 (ja)
BR112021018168A2 (ja)
BR112021017728A2 (ja)
BR112021008711A2 (ja)
BR112021017234A2 (ja)
BR112021017355A2 (ja)
BR112021017173A2 (ja)
BR112021018102A2 (ja)
BR112021017083A2 (ja)
BR112021017637A2 (ja)
BR112021018452A2 (ja)
BR112021012348A2 (ja)
BR112021018250A2 (ja)
BR112021018093A2 (ja)
BR112021018084A2 (ja)

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20230419

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20231121

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20231219

R150 Certificate of patent or registration of utility model

Ref document number: 7407813

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150