JPS6488994A - Storage device - Google Patents
Storage deviceInfo
- Publication number
- JPS6488994A JPS6488994A JP62245450A JP24545087A JPS6488994A JP S6488994 A JPS6488994 A JP S6488994A JP 62245450 A JP62245450 A JP 62245450A JP 24545087 A JP24545087 A JP 24545087A JP S6488994 A JPS6488994 A JP S6488994A
- Authority
- JP
- Japan
- Prior art keywords
- refreshment
- storage device
- supplied
- address
- control circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE:To reduce power consumption by providing a refreshment control circuit and a control circuit executing a normal memory access on a storage device using a DRAM array and independently operating them. CONSTITUTION:When the storage device is normally used, power source is supplied to the whole circuits in the device and the whole operation requested to the storage device is executed. When a refreshment request is given from the outside through a control line 24 now, a RAS (a row address strobing) signal 1 for operation, a column address strobing (a CAS) signal 1 are generated by the refreshment control, circuit 22 and supplied to the DRAM array 21 through OR gates 26 and 27 as they are. Besides, when an address and an access request are given from the outside through an address/control line 25, normal signals RAS 2 and CAS 2 are generated by an access control circuit 23 and supplied to the array 21 through the OR gates 26 and 2 in the same way. Thus, the refreshment operation is stopped in a memory content maintaining term.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62245450A JPS6488994A (en) | 1987-09-29 | 1987-09-29 | Storage device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62245450A JPS6488994A (en) | 1987-09-29 | 1987-09-29 | Storage device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6488994A true JPS6488994A (en) | 1989-04-03 |
Family
ID=17133842
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62245450A Pending JPS6488994A (en) | 1987-09-29 | 1987-09-29 | Storage device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6488994A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108139992A (en) * | 2016-08-09 | 2018-06-08 | 华为技术有限公司 | Access the method and storage device of storage device |
-
1987
- 1987-09-29 JP JP62245450A patent/JPS6488994A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108139992A (en) * | 2016-08-09 | 2018-06-08 | 华为技术有限公司 | Access the method and storage device of storage device |
CN108139992B (en) * | 2016-08-09 | 2020-06-16 | 华为技术有限公司 | Method for accessing storage device and storage device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2011518A1 (en) | Distributed cache dram chip and control method | |
EP0245882A3 (en) | Data processing system including dynamic random access memory controller with multiple independent control channels | |
AU1424297A (en) | Circuit and method for enabling a function in a multiple memory device module | |
AU5458600A (en) | A memory expansion module including multiple memory banks and a bank control circuit | |
EP0328110A3 (en) | Operation mode setting circuit for dram | |
EP0270028A3 (en) | Dual port memory device with improved serial access scheme | |
KR920020720A (en) | Dynamic Random Access Memory Device Improves Testability without Increased Supply Current | |
KR920013454A (en) | Semiconductor memory | |
MY103962A (en) | Multiport memory | |
KR870000700A (en) | Semiconductor memory | |
EP0367426A3 (en) | Computer memory addressing system | |
JPS6488994A (en) | Storage device | |
JPS57212690A (en) | Dynamic mos memory device | |
JPH11162169A (en) | Semiconductor memory device and data transmission system | |
ES8501558A1 (en) | Integrated semiconductor memory. | |
JPS5683899A (en) | Semiconductor memory device | |
JPS6414795A (en) | Semiconductor storage device | |
JPS5647988A (en) | Semiconductor memory device | |
JPS5720979A (en) | Memory control system | |
JPS57198600A (en) | Random access memory | |
JPS6413658A (en) | Dram access control device | |
JPS6476597A (en) | Semiconductor memory device | |
JPS6419580A (en) | Dual port memory circuit | |
JPS6421792A (en) | Semiconductor storage device | |
JPS578980A (en) | Memory device |