JPS6488674A - Dual processor - Google Patents
Dual processorInfo
- Publication number
- JPS6488674A JPS6488674A JP24566587A JP24566587A JPS6488674A JP S6488674 A JPS6488674 A JP S6488674A JP 24566587 A JP24566587 A JP 24566587A JP 24566587 A JP24566587 A JP 24566587A JP S6488674 A JPS6488674 A JP S6488674A
- Authority
- JP
- Japan
- Prior art keywords
- processor
- program
- stores
- instruction
- program counter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000009977 dual effect Effects 0.000 title 1
Landscapes
- Advance Control (AREA)
Abstract
PURPOSE:To prevent the increase of an overhead or the complication of a program by transferring an instruction interpreted by a first processor to the program counter of a second processor. CONSTITUTION:The first processor 1 is provided with an instruction fetching circuit 11 and an instruction decoder 12 and further stores the output of the instruction decoder 12 in a data register 13. The second processor 2 stores the contents of the data register 13 of the first processor 1 in the program counter 21 and stores a program in a program memory 22 controlled by the program counter 21 in the same address as the first processor. Thereby, at the second processor 2, the interpretation of command is not required and an over head is shortened, as well and the program of the first processor can be simplified.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP24566587A JPS6488674A (en) | 1987-09-29 | 1987-09-29 | Dual processor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP24566587A JPS6488674A (en) | 1987-09-29 | 1987-09-29 | Dual processor |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6488674A true JPS6488674A (en) | 1989-04-03 |
Family
ID=17136993
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP24566587A Pending JPS6488674A (en) | 1987-09-29 | 1987-09-29 | Dual processor |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6488674A (en) |
-
1987
- 1987-09-29 JP JP24566587A patent/JPS6488674A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0118828A3 (en) | Instruction fetch look-aside buffer with loop mode control | |
| JPS5248440A (en) | Memory access control system | |
| SG72392G (en) | Cache memory consistency control with explicit software instructions | |
| JPS5694451A (en) | Microprocessor incorporating memory | |
| JPS6488674A (en) | Dual processor | |
| JPS5326632A (en) | Common memory control unit | |
| JPS5760441A (en) | Information processing equipment | |
| EP0183486A3 (en) | Microprocessor interface device for use in a telecommunications system | |
| JPS53130943A (en) | Microprogram control system | |
| JPS5339032A (en) | Branch control system | |
| JPS5651087A (en) | Refresh control system | |
| JPS56129947A (en) | Microprogram controller | |
| JPS5576446A (en) | Pre-fetch control system | |
| JPS5380928A (en) | Renewal system for memory address | |
| JPS52149039A (en) | Buffer invalid control system | |
| JPS5562576A (en) | Information processing unit with address conversion function | |
| JPS54140846A (en) | Micro-diagnostic system | |
| JPS5239326A (en) | Control unit | |
| JPS56116139A (en) | Production system of transfer data quantity | |
| JPS57157354A (en) | Data processor | |
| JPS5421229A (en) | Data fetch system | |
| JPS6437623A (en) | Data processor | |
| JPS5260538A (en) | Microprogram-controlled data processor | |
| JPS5730179A (en) | Buffer memory control system | |
| JPS57159347A (en) | Address circuit for microprogram controlling type imformation processing unit |