JPS5380928A - Renewal system for memory address - Google Patents
Renewal system for memory addressInfo
- Publication number
- JPS5380928A JPS5380928A JP15719676A JP15719676A JPS5380928A JP S5380928 A JPS5380928 A JP S5380928A JP 15719676 A JP15719676 A JP 15719676A JP 15719676 A JP15719676 A JP 15719676A JP S5380928 A JPS5380928 A JP S5380928A
- Authority
- JP
- Japan
- Prior art keywords
- address
- memory address
- renewal system
- command
- ward
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
- G06F12/0607—Interleaved addressing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
Abstract
PURPOSE:To ensure a high-speed address renewal process and the fetch action for the address of the command ward, by setting the address byte boundary of the command ward to 2<n> byte and the address byte boundary of the command word address to 2<n+1> respectively.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15719676A JPS5380928A (en) | 1976-12-25 | 1976-12-25 | Renewal system for memory address |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15719676A JPS5380928A (en) | 1976-12-25 | 1976-12-25 | Renewal system for memory address |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5380928A true JPS5380928A (en) | 1978-07-17 |
JPS5721731B2 JPS5721731B2 (en) | 1982-05-10 |
Family
ID=15644291
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP15719676A Granted JPS5380928A (en) | 1976-12-25 | 1976-12-25 | Renewal system for memory address |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5380928A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5455133A (en) * | 1977-10-12 | 1979-05-02 | Toshiba Corp | Input-output control system |
JPS62174842A (en) * | 1986-01-29 | 1987-07-31 | Hitachi Ltd | Data processor |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5132250A (en) * | 1974-09-13 | 1976-03-18 | Hitachi Ltd | |
JPS5161747A (en) * | 1974-11-27 | 1976-05-28 | Hitachi Ltd | DEETATENSOSEIGYO SOCHI |
-
1976
- 1976-12-25 JP JP15719676A patent/JPS5380928A/en active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5132250A (en) * | 1974-09-13 | 1976-03-18 | Hitachi Ltd | |
JPS5161747A (en) * | 1974-11-27 | 1976-05-28 | Hitachi Ltd | DEETATENSOSEIGYO SOCHI |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5455133A (en) * | 1977-10-12 | 1979-05-02 | Toshiba Corp | Input-output control system |
JPS62174842A (en) * | 1986-01-29 | 1987-07-31 | Hitachi Ltd | Data processor |
Also Published As
Publication number | Publication date |
---|---|
JPS5721731B2 (en) | 1982-05-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS51127626A (en) | Information processor | |
JPS5226124A (en) | Buffer memory control unit | |
JPS51121230A (en) | A control memory system | |
JPS5344134A (en) | Microprogram control system | |
JPS5380928A (en) | Renewal system for memory address | |
JPS54109728A (en) | Memory device | |
JPS5373927A (en) | Replacing system of intermediate buffer memory | |
JPS5235946A (en) | Memory control unit | |
JPS51138335A (en) | Control system for control memory | |
JPS5214322A (en) | Data processing unit | |
JPS5338942A (en) | Communication control unit | |
JPS5384631A (en) | Address assigning system of memory unit | |
JPS5263041A (en) | Buffer memory invalidation control system | |
JPS522328A (en) | Date processing unit | |
JPS524741A (en) | Memory control system | |
JPS5280747A (en) | Buffer memory control system | |
JPS5277548A (en) | Micro program address control system | |
JPS52134342A (en) | Micro program address control system | |
JPS5374840A (en) | Control system for character disply | |
JPS5239326A (en) | Control unit | |
JPS5328351A (en) | Program sequence control unit | |
JPS5361236A (en) | Memory access control system | |
JPS53118952A (en) | Interrupt control system in multi system | |
JPS51136257A (en) | Copy of stored program | |
JPS51138140A (en) | Line control memory access control system |