JPS6476140A - Microcomputer system - Google Patents
Microcomputer systemInfo
- Publication number
- JPS6476140A JPS6476140A JP62232791A JP23279187A JPS6476140A JP S6476140 A JPS6476140 A JP S6476140A JP 62232791 A JP62232791 A JP 62232791A JP 23279187 A JP23279187 A JP 23279187A JP S6476140 A JPS6476140 A JP S6476140A
- Authority
- JP
- Japan
- Prior art keywords
- port
- input
- circuit
- output
- external circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
PURPOSE:To use as an output port to an external circuit except the time of receiving a signal from an input circuit by using an input port and an output port in common and connecting the resistance between the port and the input circuit. CONSTITUTION:To an input/output using port P0, an input circuit 2 and an external circuit 3 such as a watch dog timer are connected through a resistance R1. First, by the power source input, the port P0 is set for the input. This is executed by setting the prescribed bit of the register of a digital processing circuit 1 to '1.' The condition of a switch S is read, and after the reading is completed, the port P0 is switched for an output. This is executed by setting the prescribed bit of the above-mentioned register to '0.' Thereafter, the port P0 is used as an output port to the external circuit 3 and during the constant period, a clock pulse is supplied to the external circuit 3.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62232791A JPS6476140A (en) | 1987-09-17 | 1987-09-17 | Microcomputer system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62232791A JPS6476140A (en) | 1987-09-17 | 1987-09-17 | Microcomputer system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6476140A true JPS6476140A (en) | 1989-03-22 |
JPH0562784B2 JPH0562784B2 (en) | 1993-09-09 |
Family
ID=16944809
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62232791A Granted JPS6476140A (en) | 1987-09-17 | 1987-09-17 | Microcomputer system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6476140A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0355941A (en) * | 1989-07-25 | 1991-03-11 | Nec Corp | Key telephone set |
JPH0370664U (en) * | 1989-11-08 | 1991-07-16 | ||
US5184595A (en) * | 1991-02-26 | 1993-02-09 | Mitsubishi Denki Kabushiki Kaisha | Disorder diagnosis device for fuel injection apparatus |
JP2009116832A (en) * | 2007-11-09 | 2009-05-28 | Yamaha Motor Electronics Co Ltd | Printed circuit board |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60237561A (en) * | 1984-05-09 | 1985-11-26 | Ascii Corp | Indication system for system constitution of multifunctional cpu |
-
1987
- 1987-09-17 JP JP62232791A patent/JPS6476140A/en active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60237561A (en) * | 1984-05-09 | 1985-11-26 | Ascii Corp | Indication system for system constitution of multifunctional cpu |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0355941A (en) * | 1989-07-25 | 1991-03-11 | Nec Corp | Key telephone set |
JPH0370664U (en) * | 1989-11-08 | 1991-07-16 | ||
US5184595A (en) * | 1991-02-26 | 1993-02-09 | Mitsubishi Denki Kabushiki Kaisha | Disorder diagnosis device for fuel injection apparatus |
JP2009116832A (en) * | 2007-11-09 | 2009-05-28 | Yamaha Motor Electronics Co Ltd | Printed circuit board |
Also Published As
Publication number | Publication date |
---|---|
JPH0562784B2 (en) | 1993-09-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0261859A3 (en) | Integrated electronic circuit and method | |
DE3275594D1 (en) | Operation mode setting circuitry for microprocessor | |
JPS6476140A (en) | Microcomputer system | |
EP0252654A3 (en) | Memory device with programmable output structures | |
KR910003596B1 (en) | Output circuit of semiconductor memory device drived with high speed clock signal | |
EP0448135A3 (en) | An output buffer circuit | |
ES2004148A6 (en) | LOOK AHEAD TERMINAL COUNTER and method for generating a terminal count output signal. | |
JPS5781644A (en) | Coincidence detecting circuit | |
EP0298216A3 (en) | Circuit for pcm conversion of an analogic signal, with improvement in gain-tracking | |
JPS57208689A (en) | Memory control device | |
JPS5654509A (en) | Sequence controller | |
JPS5531335A (en) | Pulse addition system | |
JPS5636390A (en) | Cycle measuring apparatus of timer for resistance welding | |
JPS6467047A (en) | Data input/output device | |
JPS55163480A (en) | Electronic clock | |
JPS6459551A (en) | Input circuit | |
JPS56161733A (en) | Data transmission system | |
JPS5464456A (en) | Counter unit | |
JPS6416022A (en) | Bus driving circuit | |
JPS5665569A (en) | Coding system for video signal | |
GB8520575D0 (en) | Clock signal generating circuit | |
JPS5681484A (en) | Talking clock | |
JPS57203320A (en) | Sequence deciding circuit | |
JPS57199041A (en) | Bit data processing device | |
JPS54125078A (en) | Timer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |