JPS6468154A - Data communication equipment - Google Patents
Data communication equipmentInfo
- Publication number
- JPS6468154A JPS6468154A JP62227120A JP22712087A JPS6468154A JP S6468154 A JPS6468154 A JP S6468154A JP 62227120 A JP62227120 A JP 62227120A JP 22712087 A JP22712087 A JP 22712087A JP S6468154 A JPS6468154 A JP S6468154A
- Authority
- JP
- Japan
- Prior art keywords
- data
- pulse signal
- bit
- gate pulse
- bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E60/00—Enabling technologies; Technologies with a potential or indirect contribution to GHG emissions mitigation
- Y02E60/30—Hydrogen technology
- Y02E60/50—Fuel cells
Abstract
PURPOSE:To offer a data communication equipment of the CSMA/CD arbitration system capable of circuit integration by providing a bit sequencer section including a microprogram control means controlling a read address of the microprogram and a read timing from a storage means depending on the instruction from the protocol control station so as to attain accurate operation with simple circuit constitution. CONSTITUTION:A bit sequencer section 20 gives a synchronizing pulse signal, a data output gate pulse signal and a data input gate pulse signal to a bus interface section 30 and a priority code field signal (a) is outputted from a transmitter 32 to a bus 40. On the other hand, a data on the bus 40 inputted from a receiver 31 is extracted by an input/output control logic 34 and a shift register 33 by a data input gate pulse signal (e) to apply bit collation. If dissidence takes place by bit collation, a protocol control section 10 outputs a priority code reception microinstruction to stop the transmission. When the bit collation is coincident, all the stored field data are sent and the next field is provided.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62227120A JPS6468154A (en) | 1987-09-09 | 1987-09-09 | Data communication equipment |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62227120A JPS6468154A (en) | 1987-09-09 | 1987-09-09 | Data communication equipment |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6468154A true JPS6468154A (en) | 1989-03-14 |
JPH0581100B2 JPH0581100B2 (en) | 1993-11-11 |
Family
ID=16855791
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62227120A Granted JPS6468154A (en) | 1987-09-09 | 1987-09-09 | Data communication equipment |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6468154A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6721897B1 (en) | 2000-06-06 | 2004-04-13 | Renesas Technology Corp. | Bus control circuit effecting timing control using cycle registers for respective cycles holding signal levels corresponding to bus control signals that are output by arrangement of signal level |
-
1987
- 1987-09-09 JP JP62227120A patent/JPS6468154A/en active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6721897B1 (en) | 2000-06-06 | 2004-04-13 | Renesas Technology Corp. | Bus control circuit effecting timing control using cycle registers for respective cycles holding signal levels corresponding to bus control signals that are output by arrangement of signal level |
Also Published As
Publication number | Publication date |
---|---|
JPH0581100B2 (en) | 1993-11-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4369516A (en) | Self-clocking data transmission system | |
CA1095604A (en) | Computer interface | |
GB1581836A (en) | Cpu-i/o bus interface for a data processing system | |
US4814761A (en) | Method and apparatus for communication control in loop communication network | |
JPS6468154A (en) | Data communication equipment | |
US4286319A (en) | Expandable inter-computer communication system | |
JPH04270525A (en) | Zeror synchronization apparatus for encoding and decoding use | |
JPS5671358A (en) | Control system for button telephone | |
JPS57183154A (en) | Multispeed transmission system | |
JPS5630347A (en) | Single-speed digital subscriber's line transmission system | |
JPS57141741A (en) | Input and output control system | |
JPS54108504A (en) | Data transmission system on start-stop system | |
SU843285A1 (en) | Digital information transmitting and receiving device | |
SU1693611A1 (en) | Computer interface with communication line | |
JPS54140439A (en) | Composite computer device | |
JPS5510244A (en) | Common signal bus system | |
KR970014001A (en) | I ^ 2C protocol communication apparatus | |
SU1293735A1 (en) | Device for information output on telegraph apparatus | |
KR920003696A (en) | Data transmission device of multi system | |
GB1147548A (en) | Communication apparatus for communicating digital electric coded signals | |
JPS5759233A (en) | Signal transmitting circuit | |
SU1762307A1 (en) | Device for information transfer | |
JPS5690658A (en) | Compression system for japanese character data | |
JPS56147541A (en) | Remote process input and output controller for computer | |
JPS57108912A (en) | Bus driving circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term |