JPS6457488A - Dynamic type ram - Google Patents
Dynamic type ramInfo
- Publication number
- JPS6457488A JPS6457488A JP62212824A JP21282487A JPS6457488A JP S6457488 A JPS6457488 A JP S6457488A JP 62212824 A JP62212824 A JP 62212824A JP 21282487 A JP21282487 A JP 21282487A JP S6457488 A JPS6457488 A JP S6457488A
- Authority
- JP
- Japan
- Prior art keywords
- word lines
- plural
- selecting
- decoder
- unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Dram (AREA)
Abstract
PURPOSE:To highly accurately offset the coupling noise of a data line, by disposing plural dummy word lines correspondingly to plural word lines assigned to the decoder of a unit and using plural word line selecting timing signals as selecting signals thereof. CONSTITUTION:As the dummy word line for offsetting the coupling of the word lines W0-W3 and the data lines D, the inverse of D through a memory cell, the plural dummy word lines DW0-DW3 are disposed correspondingly to the plural word lines assigned to the decoder of the unit and as the selecting signal, the plural word line selecting timing signals supplied to the decoder UDCR of the unit are used. Accordingly, the word lines and the dummy word lines can be controlled by the same selecting timing signal. Thereby, the coupling noise appearing on the data line can be offset at high accuracy to increase the level margin of a reading signal from the memory cell.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62212824A JPS6457488A (en) | 1987-08-28 | 1987-08-28 | Dynamic type ram |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62212824A JPS6457488A (en) | 1987-08-28 | 1987-08-28 | Dynamic type ram |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6457488A true JPS6457488A (en) | 1989-03-03 |
Family
ID=16628965
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62212824A Pending JPS6457488A (en) | 1987-08-28 | 1987-08-28 | Dynamic type ram |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6457488A (en) |
-
1987
- 1987-08-28 JP JP62212824A patent/JPS6457488A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6489678A (en) | Signal processing system | |
EP0366192A3 (en) | Textprocessing arrangement | |
EP0121726A3 (en) | Multi-port memory cell and system | |
JPS6457488A (en) | Dynamic type ram | |
JPS57130287A (en) | Memory circuit | |
JPS5236414A (en) | Recording method of picture signal | |
JPS5429936A (en) | Pre-amplifier | |
JPS5525176A (en) | Memory unit control system | |
JPS5430831A (en) | Information recording system | |
JPS5211829A (en) | Memory control unit | |
JPS573141A (en) | Memory device for pipeline operation | |
JPS5271154A (en) | Memory unit for a long range data | |
JPS5717265A (en) | Facsimile recording and control system | |
JPS51138335A (en) | Control system for control memory | |
JPS5652436A (en) | Tabulation system | |
JPS53121513A (en) | Signal transfer system | |
JPS54823A (en) | Display control system for ruled line pattern | |
JPS5761337A (en) | Pulse counter | |
JPS6423500A (en) | Read-only semiconductor memory | |
JPS5424612A (en) | Error detecting system of data memory device | |
JPS5387714A (en) | Trouble detecting system | |
JPS5311548A (en) | Error information transfer control system | |
JPS53124015A (en) | Facsimile signal decoding device | |
JPS5310412A (en) | Erroneous data-writing operation preventive system | |
JPS53121403A (en) | Control unit for memory circuit |