JPS6454529A - Data processing control system - Google Patents
Data processing control systemInfo
- Publication number
- JPS6454529A JPS6454529A JP62210173A JP21017387A JPS6454529A JP S6454529 A JPS6454529 A JP S6454529A JP 62210173 A JP62210173 A JP 62210173A JP 21017387 A JP21017387 A JP 21017387A JP S6454529 A JPS6454529 A JP S6454529A
- Authority
- JP
- Japan
- Prior art keywords
- data
- designated
- read
- correspondence table
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
PURPOSE:To process a data at a high speed by storing in advance an address corresponding to each data element of a designated data of a prescribed word length unit, as a correspondence table, and executing read-out, based on this correspondence table. CONSTITUTION:First and second correspondence tables are generated in advance and stored in correspondence table store parts 14a, 14b, respectively, of a main storage device 21. They are held in a local storage (LS) 26, as well. When a data to be read out is designated to a register 15 by a data designating means 13, a designated data read-out command means 12 derives an address in a data store means 11 corresponding to a designated data from the first or the second correspondence table in the LS 26 in which the same contents as the device 21 are held, based on the contents of a designated register 16, and commands read-out of a designated data of a prescribed word length unit to the means 11, based on this address. Accordingly, the data which have been dispersed and stored in plural registers being the means 11 are incorporated, read out as the prescribed word length unit, and held in the register 15 as an incorporated data.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62210173A JPS6454529A (en) | 1987-08-26 | 1987-08-26 | Data processing control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62210173A JPS6454529A (en) | 1987-08-26 | 1987-08-26 | Data processing control system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6454529A true JPS6454529A (en) | 1989-03-02 |
Family
ID=16584986
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62210173A Pending JPS6454529A (en) | 1987-08-26 | 1987-08-26 | Data processing control system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6454529A (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6194143A (en) * | 1984-10-15 | 1986-05-13 | Matsushita Electric Ind Co Ltd | Data transfer device |
-
1987
- 1987-08-26 JP JP62210173A patent/JPS6454529A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6194143A (en) * | 1984-10-15 | 1986-05-13 | Matsushita Electric Ind Co Ltd | Data transfer device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE186133T1 (en) | SEQUENTIAL MEMORY ACCESS | |
ES8103868A1 (en) | Access system for memory modules. | |
JPS5730838A (en) | Layout processing system | |
JPS5779557A (en) | Data processor | |
JPS55124830A (en) | Input and output control system | |
JPS6454529A (en) | Data processing control system | |
JPS5730170A (en) | Buffer memory control system | |
JPS6431238A (en) | System for controlling store buffer | |
JPS6478361A (en) | Data processing system | |
JPS5614309A (en) | Numerical control system | |
JPS6429933A (en) | Store buffer controller for buffer storage system | |
JPS5533282A (en) | Buffer control system | |
JPS6436339A (en) | Self-diagnosis system | |
JPS5564693A (en) | Buffer memory unit | |
JPS5561866A (en) | Memory designation system | |
JPS5487036A (en) | Take-in-advance system of order for data processor of microprogram control system | |
JPS5637892A (en) | Memory unit | |
JPS5630359A (en) | Picture data transfer system | |
JPS5786180A (en) | Memory device having address converting mechanism | |
JPS5614358A (en) | Operation log storing system | |
KR890015146A (en) | Buffer memory | |
JPS553038A (en) | Microprogram control unit | |
JPS55123737A (en) | Microprogram address control system | |
JPS5616226A (en) | System start system | |
JPS5523556A (en) | Data transfer control system |