JPS6454528A - Processor - Google Patents
ProcessorInfo
- Publication number
- JPS6454528A JPS6454528A JP21158587A JP21158587A JPS6454528A JP S6454528 A JPS6454528 A JP S6454528A JP 21158587 A JP21158587 A JP 21158587A JP 21158587 A JP21158587 A JP 21158587A JP S6454528 A JPS6454528 A JP S6454528A
- Authority
- JP
- Japan
- Prior art keywords
- mantissa
- registers
- contents
- arithmetic processing
- floating point
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
PURPOSE:To execute an arithmetic processing and a transfer without deteriorating the accuracy, even when the number of its of a mantissa of a floating point is long, by providing a mantissa register, an exponential part register, and terminals for inputting and outputting separately their contents. CONSTITUTION:A part of a mantissa of a floating point data is stored in mantissa registers 31, 32 and 41, 42 in digital signal processing circuits 24, 25, an exponential part and the residual part of the mantissa are stored in exponential part registers 33, 34 and 43, 42 and the contents of the registers 31, 32 and 41, 42 and the contents of the registers 33, 34 and 43, 44 and outputted separately, for instance, from output terminals 51, 52 of the circuit 24, respectively, and inputted separately by input terminals 61, 62 of the circuit 25 in accordance therewith. In such a way, even when the number of bits of the mantissa of the floating point data which is brought to arithmetic processing is longer than the bit length of a fixed point data handled at the outside, an arithmetic processing and a transfer can be executed, based on a common clock signal, and also, the accuracy is not deteriorated.
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP21158587A JPS6454528A (en) | 1987-08-26 | 1987-08-26 | Processor |
PCT/JP1988/000431 WO1988008606A1 (en) | 1987-04-28 | 1988-04-28 | Method and apparatus for data transfer |
US07/295,949 US5099446A (en) | 1987-04-28 | 1988-04-28 | Data transfer apparatus and data transfer system |
DE3855675T DE3855675T2 (en) | 1987-04-28 | 1988-04-28 | DEVICE AND METHOD FOR TRANSMITTING DATA |
EP88903946A EP0312615B1 (en) | 1987-04-28 | 1988-04-28 | Method and apparatus for data transfer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP21158587A JPS6454528A (en) | 1987-08-26 | 1987-08-26 | Processor |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6454528A true JPS6454528A (en) | 1989-03-02 |
JPH0429092B2 JPH0429092B2 (en) | 1992-05-18 |
Family
ID=16608201
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP21158587A Granted JPS6454528A (en) | 1987-04-28 | 1987-08-26 | Processor |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6454528A (en) |
-
1987
- 1987-08-26 JP JP21158587A patent/JPS6454528A/en active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH0429092B2 (en) | 1992-05-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4785421A (en) | Normalizing circuit | |
GB926260A (en) | Improved floating point arithmetic circuit | |
KR890008677A (en) | Digital Multiplier Circuits and Digital Multiplier-Accumulator Circuits | |
KR890015121A (en) | Division calculator | |
GB1523005A (en) | Data processing apparatus | |
JPS54159831A (en) | Adder and subtractor for numbers different in data length using counter circuit | |
JPS6454528A (en) | Processor | |
GB991734A (en) | Improvements in digital calculating devices | |
GB1145661A (en) | Electronic calculators | |
JPS57164334A (en) | Operating device | |
GB1083838A (en) | Apparatus for combining arithmetically two numbers | |
GB948314A (en) | Improvements in or relating to adding mechanism | |
SU1605935A3 (en) | Method and apparatus for recoding m-digit coded words | |
KR840001406A (en) | Digital filter circuit | |
KR950003116Y1 (en) | Binary adder | |
SU370605A1 (en) | DEVICE FOR READING | |
SU1675897A1 (en) | Variable length data processor | |
GB1003424A (en) | Data processing apparatus | |
JPS6486271A (en) | Accumulator | |
JPS6488839A (en) | Addressing circuit | |
JPS54162936A (en) | Data processor | |
GB909441A (en) | Improvements relating to digital computers | |
JPS55153050A (en) | Data processor | |
JPS5534737A (en) | Key input read system | |
JPS57740A (en) | Key input processing system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |