JPS6453656A - Communicating control clock margin generating circuit - Google Patents

Communicating control clock margin generating circuit

Info

Publication number
JPS6453656A
JPS6453656A JP62210966A JP21096687A JPS6453656A JP S6453656 A JPS6453656 A JP S6453656A JP 62210966 A JP62210966 A JP 62210966A JP 21096687 A JP21096687 A JP 21096687A JP S6453656 A JPS6453656 A JP S6453656A
Authority
JP
Japan
Prior art keywords
clock
clock margin
margin
generating circuit
control clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62210966A
Other languages
Japanese (ja)
Inventor
Hideji Okamoto
Yoshiharu Kikuchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP62210966A priority Critical patent/JPS6453656A/en
Publication of JPS6453656A publication Critical patent/JPS6453656A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To simplify a clock margin evaluation test by providing an input output interface and a program controllable clock margin generating means at a communication control clock margin generating device. CONSTITUTION:A clock signal outputted from a time division exchanging switch module 1 is supplied through an input interface 3 to a clock variable part 4, and here, in accordance with the switch operation or a control signal inputted from a program control part 6, a clock margin is set. Simultaneously, at the time of the program control, a displaying signal to display the setting conditions is outputted and displayed from the control part 6 to a monitoring part 7. The output of the clock variable part 4 is supplied through an output interface 5 to a communication control part 8 which is a tested device and a clock margin evaluation test is executed.
JP62210966A 1987-08-24 1987-08-24 Communicating control clock margin generating circuit Pending JPS6453656A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62210966A JPS6453656A (en) 1987-08-24 1987-08-24 Communicating control clock margin generating circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62210966A JPS6453656A (en) 1987-08-24 1987-08-24 Communicating control clock margin generating circuit

Publications (1)

Publication Number Publication Date
JPS6453656A true JPS6453656A (en) 1989-03-01

Family

ID=16598066

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62210966A Pending JPS6453656A (en) 1987-08-24 1987-08-24 Communicating control clock margin generating circuit

Country Status (1)

Country Link
JP (1) JPS6453656A (en)

Similar Documents

Publication Publication Date Title
EP0126163A4 (en) Controller with status display unit.
JPS5799413A (en) Automatic air conditioner
JPS6453656A (en) Communicating control clock margin generating circuit
EP0639812A3 (en) Synchronizing asynchronous circuits for testing operations.
JPS5459581A (en) Sequence controller
JPS5725734A (en) Party call receiver
GB1502056A (en) Automatic on-off electronic switch
JPS5444873A (en) Controller for semiconductor measuring instrument
JPS5799659A (en) Checking device for copying machine
JPS57127996A (en) Check input data set circuit for shift register constituted logical circuit function testing device
SU1538167A1 (en) Device for checking pulse sequence
JPS5595115A (en) Sequence controller
JPS6479670A (en) Test circuit generation system
SU717782A1 (en) Control device monitoring arrangement
JPS5749261A (en) Integrated circuit device
KR850002071Y1 (en) Display system of graphic equalizer
JPS576902A (en) Temperature controller
JPS56160623A (en) Weighing processor
JPS55124811A (en) Display system for process control
JPS57147703A (en) Input and output controller
JPS57176423A (en) Process simulating system
JPS5595114A (en) Sequence controller
JPS5799893A (en) Time division multiplex transmission controller
JPS5764948A (en) Integrated circuit device
JPS6473427A (en) Diagnosing method for function of device