JPS6453182A - Radar signal processor - Google Patents
Radar signal processorInfo
- Publication number
- JPS6453182A JPS6453182A JP62209961A JP20996187A JPS6453182A JP S6453182 A JPS6453182 A JP S6453182A JP 62209961 A JP62209961 A JP 62209961A JP 20996187 A JP20996187 A JP 20996187A JP S6453182 A JPS6453182 A JP S6453182A
- Authority
- JP
- Japan
- Prior art keywords
- stages
- delay circuits
- delay
- varied
- transmission line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Radar Systems Or Details Thereof (AREA)
Abstract
PURPOSE:To obtain the best threshold value for suppressing a clutter contained in a radar video by varying positively the number of stages of delay circuits forming a signal transmission line. CONSTITUTION:Delay circuits 12F and 13F which constitute the signal transmission line 10' across a center cell 1 are variable delay circuits and a magnification device 25F which constitutes a total averaging circuit 20' with adders 21 and 22, a subtracter 23, an integrator 24, etc., is a variable magnification device whose magnification 1/M is varied and set according to the number M of delay stages. A high cutoff frequency varies in proportion to the reciprocal of the number M of delay stages, so the number M of stages is varied to realize control the setting of the high cutoff frequency. Consequently, invariably constant warning probability can be maintained without being affected by the property of the clutter contained in the radar video.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62209961A JPS6453182A (en) | 1987-08-24 | 1987-08-24 | Radar signal processor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62209961A JPS6453182A (en) | 1987-08-24 | 1987-08-24 | Radar signal processor |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6453182A true JPS6453182A (en) | 1989-03-01 |
Family
ID=16581537
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62209961A Pending JPS6453182A (en) | 1987-08-24 | 1987-08-24 | Radar signal processor |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6453182A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0392783A (en) * | 1989-09-05 | 1991-04-17 | Nec Corp | Radar signal processor |
JP2006200932A (en) * | 2005-01-18 | 2006-08-03 | Mitsubishi Electric Corp | Radar signal processing system |
-
1987
- 1987-08-24 JP JP62209961A patent/JPS6453182A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0392783A (en) * | 1989-09-05 | 1991-04-17 | Nec Corp | Radar signal processor |
JP2006200932A (en) * | 2005-01-18 | 2006-08-03 | Mitsubishi Electric Corp | Radar signal processing system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5728409A (en) | Muting circuit | |
JPS56137598A (en) | Sample hold circuit | |
JPS52146534A (en) | Input circuit | |
JPS6453182A (en) | Radar signal processor | |
JPS57166734A (en) | Electronic circuit | |
JPS5325307A (en) | Sensitiv ity switching circuit of radio receiver | |
JPS5672523A (en) | Shaping method of signal waveform | |
JPS5275236A (en) | Signal processing circuit | |
JPS5620320A (en) | Digital frequency control circuit | |
JPS5267219A (en) | Pen touch type control circuit | |
JPS52127746A (en) | Output adjustment system | |
JPS5739610A (en) | Broadband ccd delay line | |
JPS5220067A (en) | Peak detecting circuit | |
JPS555557A (en) | Polling control system | |
JPS5548668A (en) | Frequency memory device | |
JPS5715526A (en) | Signal detecting circuit | |
JPS5765072A (en) | Focus mixing device for video signal | |
JPS5421120A (en) | Coordinate input unit | |
JPS5483307A (en) | Automatic discrimination circuit for frequency tunning signal | |
JPS54118765A (en) | Hysteresis circuit | |
WHITE et al. | Study of the use of Charge-Coupled Devices(CCDs) in analog signal processing systems[Final Report, 15 Sep. 1973- 15 Mar. 1974] | |
JPS5793721A (en) | Schmitt circuit | |
JPS533760A (en) | Viriable active group delay equalizer | |
JPS57162843A (en) | Muting circuit | |
JPS55113970A (en) | Target detector |