JPS6444123A - Pll circuit - Google Patents
Pll circuitInfo
- Publication number
- JPS6444123A JPS6444123A JP62199875A JP19987587A JPS6444123A JP S6444123 A JPS6444123 A JP S6444123A JP 62199875 A JP62199875 A JP 62199875A JP 19987587 A JP19987587 A JP 19987587A JP S6444123 A JPS6444123 A JP S6444123A
- Authority
- JP
- Japan
- Prior art keywords
- clock signal
- vco
- input signal
- reset
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
PURPOSE:To obtain a clock signal synchronously with an input signal stably by providing a reset circuit to a voltage controlled oscillator, and resetting the oscillator when the input signal and the output clock signal of the oscillator are not synchronized. CONSTITUTION:An input signal supplied to an input terminal 1 and an output clock signal of a voltage controlled oscillator VCO 4 are fed to a phase comparator 2, and the output signal of the phase comparator 2 is fed to the VCO 4 via a low pass filter 3 to apply PLL operation. A reset circuit is provided to the VCO 4 and when the input signal and the clock signal are not synchronized, the VCO 4 is reset by a reset pulse generated from a reset pulse generating circuit 5. Thus, even when the repetitive period of the output waveform of the comparator 2 is smaller than the time constant of the filter 3, the PLL does not reach a pseudo stable state and the clock signal synchronously with the input signal is obtained stably.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62199875A JPH07101848B2 (en) | 1987-08-12 | 1987-08-12 | PLL circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62199875A JPH07101848B2 (en) | 1987-08-12 | 1987-08-12 | PLL circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6444123A true JPS6444123A (en) | 1989-02-16 |
JPH07101848B2 JPH07101848B2 (en) | 1995-11-01 |
Family
ID=16415074
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62199875A Expired - Fee Related JPH07101848B2 (en) | 1987-08-12 | 1987-08-12 | PLL circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH07101848B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6066988A (en) * | 1997-08-20 | 2000-05-23 | Nec Corporation | Phase locked loop circuit with high stability having a reset signal generating circuit |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4853656A (en) * | 1971-11-06 | 1973-07-27 | ||
JPS5943695A (en) * | 1982-09-03 | 1984-03-10 | Olympus Optical Co Ltd | Picture recorder and reproducer |
JPS6239919A (en) * | 1985-08-14 | 1987-02-20 | Mitsubishi Electric Corp | Phase locked loop oscillation circuit |
-
1987
- 1987-08-12 JP JP62199875A patent/JPH07101848B2/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4853656A (en) * | 1971-11-06 | 1973-07-27 | ||
JPS5943695A (en) * | 1982-09-03 | 1984-03-10 | Olympus Optical Co Ltd | Picture recorder and reproducer |
JPS6239919A (en) * | 1985-08-14 | 1987-02-20 | Mitsubishi Electric Corp | Phase locked loop oscillation circuit |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6066988A (en) * | 1997-08-20 | 2000-05-23 | Nec Corporation | Phase locked loop circuit with high stability having a reset signal generating circuit |
Also Published As
Publication number | Publication date |
---|---|
JPH07101848B2 (en) | 1995-11-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4673892A (en) | Phase locked loop frequency synthesizer with battery saving circuit | |
JPS6419827A (en) | Synchronizing device | |
JPS5741078A (en) | Synchronizing circuit of matrix television | |
EP0329418A3 (en) | Circuit synchronization system | |
JPS57164620A (en) | Phase comparator | |
JPS6444123A (en) | Pll circuit | |
CA2192881A1 (en) | PLL Circuit and Noise Reduction Means for PLL Circuit | |
JPS6472635A (en) | Stereo decoder | |
EP0206247A3 (en) | Pll frequency synthesizer | |
KR900019368A (en) | Circuit device for supplying periodic parabolic signals | |
JPS5535545A (en) | Digital phase synchronous circuit | |
JPS5486256A (en) | Frequency control circuit | |
JPS55130249A (en) | Code synchronous system for reception of spectrum diffusion signal | |
JPS56110363A (en) | Multiplexing circuit using pll | |
JPS5252616A (en) | Synchronous signal generating circuit in data reading device | |
JPS6451712A (en) | Clock synchronizing circuit | |
JPH06276089A (en) | Pll circuit | |
JPS6412691A (en) | Video signal sampling circuit | |
JPS5568742A (en) | Phase lock oscillator circuit | |
TW347613B (en) | Pulsed signal generator | |
SU964984A1 (en) | Digital frequency synthesizer | |
JPS6446319A (en) | Phase locked loop circuit | |
FR2394927A1 (en) | Successive electrical current pulse programmable sequencer - has inhibition circuit made up of programmable divider fed by frequency divider and zero reset by second divider | |
SU809518A1 (en) | Sawtooth voltage generator | |
JPS63219221A (en) | Clock frequency multiplier circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |