JPS6437038A - Junction of semiconductor materials - Google Patents
Junction of semiconductor materialsInfo
- Publication number
- JPS6437038A JPS6437038A JP62193338A JP19333887A JPS6437038A JP S6437038 A JPS6437038 A JP S6437038A JP 62193338 A JP62193338 A JP 62193338A JP 19333887 A JP19333887 A JP 19333887A JP S6437038 A JPS6437038 A JP S6437038A
- Authority
- JP
- Japan
- Prior art keywords
- wire
- ball
- section
- sections
- semiconductor material
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000463 material Substances 0.000 title abstract 5
- 239000004065 semiconductor Substances 0.000 title abstract 5
- 239000000956 alloy Substances 0.000 abstract 2
- 229910045601 alloy Inorganic materials 0.000 abstract 2
- 230000015572 biosynthetic process Effects 0.000 abstract 2
- 238000000034 method Methods 0.000 abstract 2
- 230000000717 retained effect Effects 0.000 abstract 2
- 239000000758 substrate Substances 0.000 abstract 2
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
- H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
- H01L2224/1134—Stud bumping, i.e. using a wire-bonding apparatus
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
- H01L2224/7825—Means for applying energy, e.g. heating means
- H01L2224/783—Means for applying energy, e.g. heating means by means of pressure
- H01L2224/78301—Capillary
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62193338A JPS6437038A (en) | 1987-07-31 | 1987-07-31 | Junction of semiconductor materials |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62193338A JPS6437038A (en) | 1987-07-31 | 1987-07-31 | Junction of semiconductor materials |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6437038A true JPS6437038A (en) | 1989-02-07 |
JPH0533820B2 JPH0533820B2 (enrdf_load_stackoverflow) | 1993-05-20 |
Family
ID=16306232
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62193338A Granted JPS6437038A (en) | 1987-07-31 | 1987-07-31 | Junction of semiconductor materials |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6437038A (enrdf_load_stackoverflow) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0394438A (ja) * | 1989-09-06 | 1991-04-19 | Shinko Electric Ind Co Ltd | 半導体チップモジュール |
JP2008091888A (ja) * | 2006-09-22 | 2008-04-17 | Stats Chippac Inc | 基板に取り付けられたスタッドバンプを伴う、フリップチップパッケージング用の可融性入出力相互接続システムおよび方法 |
US9847309B2 (en) | 2006-09-22 | 2017-12-19 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming vertical interconnect structure between semiconductor die and substrate |
-
1987
- 1987-07-31 JP JP62193338A patent/JPS6437038A/ja active Granted
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0394438A (ja) * | 1989-09-06 | 1991-04-19 | Shinko Electric Ind Co Ltd | 半導体チップモジュール |
JP2008091888A (ja) * | 2006-09-22 | 2008-04-17 | Stats Chippac Inc | 基板に取り付けられたスタッドバンプを伴う、フリップチップパッケージング用の可融性入出力相互接続システムおよび方法 |
US9847309B2 (en) | 2006-09-22 | 2017-12-19 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming vertical interconnect structure between semiconductor die and substrate |
Also Published As
Publication number | Publication date |
---|---|
JPH0533820B2 (enrdf_load_stackoverflow) | 1993-05-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5764486A (en) | Cost effective structure and method for interconnecting a flip chip with a substrate | |
US6030854A (en) | Method for producing a multilayer interconnection structure | |
JP3376203B2 (ja) | 半導体装置とその製造方法及びこの半導体装置を用いた実装構造体とその製造方法 | |
EP0766310A3 (en) | Solder bump structure | |
US5960262A (en) | Stitch bond enhancement for hard-to-bond materials | |
JPH0222541B2 (enrdf_load_stackoverflow) | ||
JPH02123685A (ja) | 金を含むワイヤを半田に接着する方法 | |
EP0642156A3 (en) | Improved encapsulated semiconductor chip module and method of forming the same | |
MY121256A (en) | Semiconductor device and manufacturing method | |
EP0895281A4 (en) | TWO-STAGE HIGHLIGHTS FOR SEMICONDUCTOR CHIP, AND MANUFACTURING METHOD | |
JPH01278755A (ja) | リードフレームおよびこれを用いた樹脂封止型半導体装置 | |
US8269355B2 (en) | Flexible contactless wire bonding structure and methodology for semiconductor device | |
US5101263A (en) | Semiconductor device and method for manufacturing the same | |
EP0559384A3 (en) | Devices with tape automated bonding | |
JPS6437038A (en) | Junction of semiconductor materials | |
JP2888385B2 (ja) | 受発光素子アレイのフリップチップ接続構造 | |
EP0720241A3 (en) | Structure of and method for manufacturing an LED | |
EP0509732A3 (en) | Semiconductor device attached on a substrate | |
KR850002668A (ko) | 반도체 장치 및 그 제조방법 | |
JPS60171733A (ja) | 半導体装置 | |
JPS6457725A (en) | Wire bonding method | |
US6541306B2 (en) | Resin-sealed semiconductor device and method of manufacturing the device | |
JPS644051A (en) | Formation of bump of hand drum shape | |
JPS6447039A (en) | Wire-bonding | |
JPS647645A (en) | Semiconductor device and manufacture thereof |