JPS6435630A - Information processor - Google Patents

Information processor

Info

Publication number
JPS6435630A
JPS6435630A JP19004687A JP19004687A JPS6435630A JP S6435630 A JPS6435630 A JP S6435630A JP 19004687 A JP19004687 A JP 19004687A JP 19004687 A JP19004687 A JP 19004687A JP S6435630 A JPS6435630 A JP S6435630A
Authority
JP
Japan
Prior art keywords
storage
operand
area
instruction
store conflict
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP19004687A
Other languages
Japanese (ja)
Inventor
Eiki Kamata
Yoichi Shintani
Kazunori Kuriyama
Toru Shonai
Kiyoshi Inoue
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP19004687A priority Critical patent/JPS6435630A/en
Publication of JPS6435630A publication Critical patent/JPS6435630A/en
Pending legal-status Critical Current

Links

Landscapes

  • Advance Control (AREA)

Abstract

PURPOSE:To execute the storage operand wrap-around even when the dislocation exists in an input/output position to a computing element of the preceding instruction and the succeeding instruction, when an operand store conflict is generated, by providing a matching means, etc. CONSTITUTION:When an area on a storage 50 in which the preceding instruction executes write and an area on the storage 50 in which the succeeding instruction executes read-out are superposed, an operand store conflict is generated. That is, when the preceding instruction executes write to some area on the storage 50, and the succeeding instruction executes read-out from the storage 50, by using the decoding information supplied from an instruction decoder 20, when an OSC detecting circuit 90 detects an operand store conflict, position matching is executed. In this case, a position of the contents which the preceding instruction writes to the area on the storage 50 is matched by a matching circuit 100, and supplied to an arithmetic circuit 70 through selectors 71, 72, etc. In such a way, even if the operand store conflict is generated, and the dislocation exists between the instructions, the storage operand wrap-around can be executed.
JP19004687A 1987-07-31 1987-07-31 Information processor Pending JPS6435630A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP19004687A JPS6435630A (en) 1987-07-31 1987-07-31 Information processor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19004687A JPS6435630A (en) 1987-07-31 1987-07-31 Information processor

Publications (1)

Publication Number Publication Date
JPS6435630A true JPS6435630A (en) 1989-02-06

Family

ID=16251451

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19004687A Pending JPS6435630A (en) 1987-07-31 1987-07-31 Information processor

Country Status (1)

Country Link
JP (1) JPS6435630A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02250117A (en) * 1989-03-23 1990-10-05 Nec Corp Advanced control system
US6807624B1 (en) 1998-12-17 2004-10-19 Fujitsu Limited Instruction control device and method therefor

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60128533A (en) * 1983-12-16 1985-07-09 Hitachi Ltd Data processing unit

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60128533A (en) * 1983-12-16 1985-07-09 Hitachi Ltd Data processing unit

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02250117A (en) * 1989-03-23 1990-10-05 Nec Corp Advanced control system
US6807624B1 (en) 1998-12-17 2004-10-19 Fujitsu Limited Instruction control device and method therefor
US7127591B2 (en) 1998-12-17 2006-10-24 Fujitsu Limited Instruction control device and method therefor

Similar Documents

Publication Publication Date Title
KR860004355A (en) Processor capable of running one or several programs on multiple calculations
EP0335515A3 (en) Method and apparatus for executing instructions for a vector processing system
KR850002906A (en) Multiple Data Pathway Central Processing Unit Structure
EP0354585A3 (en) Instruction pipeline microprocessor
JPS6446134A (en) Data processor
JPS6435630A (en) Information processor
JPS6472237A (en) Address calculation system
JPS57161936A (en) Microprgram controlled information processing device
JPS56147246A (en) Program control device
JPS5971542A (en) Arithmetic processor
JPS5727362A (en) Vector data processor
JPS56147256A (en) Program branch system for mini electronic computer
JPS647168A (en) Information processor
KR950014161B1 (en) Two stage instructin pipe-line processing method of array processor
JPS6450157A (en) Multi-processor control system
JPS5764848A (en) Processor of pipeline control data
JPS6429934A (en) Program execution control system
JPS56155448A (en) Information processor
JPS57176455A (en) Microprogram control information processor
JPS5644942A (en) Information processing unit
JPS57169856A (en) Instruction execution system
JPS55116165A (en) Information processor
JPS5668878A (en) Data processor
JPS5633746A (en) Arithmetic processor having logging function
JPS5720846A (en) Information processor