JPS6417121A - Information processor - Google Patents
Information processorInfo
- Publication number
- JPS6417121A JPS6417121A JP62172504A JP17250487A JPS6417121A JP S6417121 A JPS6417121 A JP S6417121A JP 62172504 A JP62172504 A JP 62172504A JP 17250487 A JP17250487 A JP 17250487A JP S6417121 A JPS6417121 A JP S6417121A
- Authority
- JP
- Japan
- Prior art keywords
- data
- circuits
- buses
- transfer
- processing circuits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P10/00—Technologies related to metal processing
- Y02P10/25—Process efficiency
Abstract
PURPOSE:To improve the data transfer efficiency by performing the parallel processes via both global and local buses register transfer level for transfer of data. CONSTITUTION:The processing circuits 31-35 transfer data among various circuits via the global buses 10-12. The local buses 21 and 22 are set between the processing circuits 32 and 34 as well as the processing circuits 32 and 35 respectively since the data are frequently transferred in particular among those circuits. The actions of the circuits 31-35 are designated independently of each other by an execution control part 1. Thus the data are processed in parallel with each other and various data are transferred via those buses 10-12, 21 and 22.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17250487A JP3211234B2 (en) | 1987-07-10 | 1987-07-10 | Information processing device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17250487A JP3211234B2 (en) | 1987-07-10 | 1987-07-10 | Information processing device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6417121A true JPS6417121A (en) | 1989-01-20 |
JP3211234B2 JP3211234B2 (en) | 2001-09-25 |
Family
ID=15943195
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP17250487A Expired - Fee Related JP3211234B2 (en) | 1987-07-10 | 1987-07-10 | Information processing device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP3211234B2 (en) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5140728A (en) * | 1974-10-02 | 1976-04-05 | Ayao Miura | Haamueanyoru ronrikikai |
JPS59177655A (en) * | 1983-03-29 | 1984-10-08 | Fujitsu Ltd | Operation by-pass control system |
JPS60204036A (en) * | 1984-03-28 | 1985-10-15 | Hitachi Ltd | Data processing device |
JPS6293734A (en) * | 1985-10-18 | 1987-04-30 | Nec Corp | Information processor |
-
1987
- 1987-07-10 JP JP17250487A patent/JP3211234B2/en not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5140728A (en) * | 1974-10-02 | 1976-04-05 | Ayao Miura | Haamueanyoru ronrikikai |
JPS59177655A (en) * | 1983-03-29 | 1984-10-08 | Fujitsu Ltd | Operation by-pass control system |
JPS60204036A (en) * | 1984-03-28 | 1985-10-15 | Hitachi Ltd | Data processing device |
JPS6293734A (en) * | 1985-10-18 | 1987-04-30 | Nec Corp | Information processor |
Also Published As
Publication number | Publication date |
---|---|
JP3211234B2 (en) | 2001-09-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
MY100954A (en) | Data processing system with cpu register to register data transfers overlapped with data transfer to and from main storage. | |
MY121811A (en) | Processing arrangements. | |
JPS5220735A (en) | Microprogram controlled computer system | |
JPS55143635A (en) | Input-output controller | |
EP0373790A3 (en) | Data processing apparatus for saving and restoring | |
JPS6488861A (en) | Data processor | |
JPS6417121A (en) | Information processor | |
JPS54140437A (en) | Parallel process system | |
JPS556669A (en) | Buffer memory unit | |
JPS56166568A (en) | Information processor | |
JPS5274240A (en) | Lsi data processing system | |
JPS5271147A (en) | Common panel control system for data processing unit | |
JPS51138136A (en) | Main memory access controller | |
JPS52129241A (en) | Memory control system | |
JPS6433657A (en) | Memory access controller | |
JPS5211729A (en) | Information processing unit | |
JPS6474616A (en) | Processor | |
JPS5687129A (en) | Execution order controlling system of microprogram for data processor | |
JPS5284939A (en) | Multi-processor method | |
JPS5382107A (en) | Register control system | |
JPS5384438A (en) | Multiprocessor system | |
JPS53103333A (en) | Input/output control system for information processor | |
JPS6461853A (en) | Arithmetic unit | |
JPS5746374A (en) | Address conversion pair control system | |
JPS5720846A (en) | Information processor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |