JPS6414681A - Arithmetic circuit - Google Patents

Arithmetic circuit

Info

Publication number
JPS6414681A
JPS6414681A JP16876787A JP16876787A JPS6414681A JP S6414681 A JPS6414681 A JP S6414681A JP 16876787 A JP16876787 A JP 16876787A JP 16876787 A JP16876787 A JP 16876787A JP S6414681 A JPS6414681 A JP S6414681A
Authority
JP
Japan
Prior art keywords
mean value
arithmetic circuit
comparison
circuit
input signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP16876787A
Other languages
Japanese (ja)
Inventor
Toshimitsu Nakai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP16876787A priority Critical patent/JPS6414681A/en
Publication of JPS6414681A publication Critical patent/JPS6414681A/en
Pending legal-status Critical Current

Links

Landscapes

  • Analogue/Digital Conversion (AREA)

Abstract

PURPOSE:To constitute a mean value arithmetic circuit obtaining a mean value of one circuit regardless of the number of input signals, and to minimize the number of components by providing the mean value arithmetic circuit to obtain the mean value of the plural input signals and plural comparison arithmetic circuits to have a prescribed amplification degree to execute the comparison operation of respective input signals of the plural input signals and the output signal of the mean value arithmetic circuit. CONSTITUTION:The titled circuit has a mean value arithmetic circuit 11 to obtain the mean value of three input signals V1, V2 and V3, a first comparison arithmetic circuit 121 having a prescribed constant amplification degree to execute the comparison operation of the output signal of the input signal V1 and the mean value arithmetic circuit 1, a second comparison arithmetic circuit 122 having the prescribed constant amplification degree to execute the comparison of the output signal of the input signal V2 and the mean value arithmetic circuit 11 and a third comparison arithmetic circuit 123 having the prescribed constant amplification degree to execute the comparison operation of the output signal of the input signal V3 and the mean value arithmetic circuit 11. The comparison arithmetic circuits 121-123 have the prescribed amplification degree. Thus, the circuit can be composed of the minimum number of the components.
JP16876787A 1987-07-08 1987-07-08 Arithmetic circuit Pending JPS6414681A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16876787A JPS6414681A (en) 1987-07-08 1987-07-08 Arithmetic circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16876787A JPS6414681A (en) 1987-07-08 1987-07-08 Arithmetic circuit

Publications (1)

Publication Number Publication Date
JPS6414681A true JPS6414681A (en) 1989-01-18

Family

ID=15874073

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16876787A Pending JPS6414681A (en) 1987-07-08 1987-07-08 Arithmetic circuit

Country Status (1)

Country Link
JP (1) JPS6414681A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5060302A (en) * 1990-02-28 1991-10-22 At&T Bell Laboratories Automatic adjustment of optical power output of a plurality of optical transmitters

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5060302A (en) * 1990-02-28 1991-10-22 At&T Bell Laboratories Automatic adjustment of optical power output of a plurality of optical transmitters

Similar Documents

Publication Publication Date Title
MY104407A (en) Circuit arrangement for linearly amplying and demodulating an am-modulated signal, and integrated semiconductor element for said circuit arrangement.
JPS5483341A (en) Digital integrated circuit
EP0369630A3 (en) Signal processing apparatus
DE3585593D1 (en) DIGITAL FILTER.
JPS5340257A (en) Tone control circuit
EP0291360A3 (en) Asynchronous flip-flop
EP0312731A3 (en) Signal selection circuit
JPS6414681A (en) Arithmetic circuit
JPS5261945A (en) Transistor circuit
DE3785857D1 (en) CIRCUIT ARRANGEMENT FOR FREQUENCY DIVISION.
JPS5775023A (en) Pulse generating circuit
JPS5439532A (en) Input and output circuit of isolation type
JPS6442909A (en) Digital filter
JPS55129841A (en) Check circuit for input signal number
JPS6426992A (en) Function generating circuit
JPS57206961A (en) Logical integrated circuit
JPS5534741A (en) Micro computer input circuit
JPS57162832A (en) Electronic switch circuit
JPS644111A (en) Digital filter circuit
JPS5654142A (en) Timing generating circuit
JPS567520A (en) Chattering rejection circuit
JPS56156017A (en) Pulse generating circuit
JPS6448300A (en) Shift register
JPS5672531A (en) Integrated circuit
JPS5250608A (en) Binary direction communication system