JPS64140U - - Google Patents

Info

Publication number
JPS64140U
JPS64140U JP9633987U JP9633987U JPS64140U JP S64140 U JPS64140 U JP S64140U JP 9633987 U JP9633987 U JP 9633987U JP 9633987 U JP9633987 U JP 9633987U JP S64140 U JPS64140 U JP S64140U
Authority
JP
Japan
Prior art keywords
circuit
microcomputer
enable flag
interrupt enable
stores
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9633987U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP9633987U priority Critical patent/JPS64140U/ja
Publication of JPS64140U publication Critical patent/JPS64140U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Test And Diagnosis Of Digital Computers (AREA)
  • Bus Control (AREA)
JP9633987U 1987-06-22 1987-06-22 Pending JPS64140U (US20100056889A1-20100304-C00004.png)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9633987U JPS64140U (US20100056889A1-20100304-C00004.png) 1987-06-22 1987-06-22

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9633987U JPS64140U (US20100056889A1-20100304-C00004.png) 1987-06-22 1987-06-22

Publications (1)

Publication Number Publication Date
JPS64140U true JPS64140U (US20100056889A1-20100304-C00004.png) 1989-01-05

Family

ID=30961971

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9633987U Pending JPS64140U (US20100056889A1-20100304-C00004.png) 1987-06-22 1987-06-22

Country Status (1)

Country Link
JP (1) JPS64140U (US20100056889A1-20100304-C00004.png)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5819961A (ja) * 1981-07-30 1983-02-05 テクトロニツクス・インコ−ポレイテツド エミユレ−タ制御装置

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5819961A (ja) * 1981-07-30 1983-02-05 テクトロニツクス・インコ−ポレイテツド エミユレ−タ制御装置

Similar Documents

Publication Publication Date Title
JPS64140U (US20100056889A1-20100304-C00004.png)
JPS60116538U (ja) 制御システム
JPS6439540U (US20100056889A1-20100304-C00004.png)
JPS59118041U (ja) 計算機
JPS6057855U (ja) デュアルcpu方式情報処理装置
JPS58133846U (ja) 疑似メインテナンスパネル装置
JPS635542U (US20100056889A1-20100304-C00004.png)
JPS6284845U (US20100056889A1-20100304-C00004.png)
JPH0447734U (US20100056889A1-20100304-C00004.png)
JPS64141U (US20100056889A1-20100304-C00004.png)
JPS61189357U (US20100056889A1-20100304-C00004.png)
JPS62187351U (US20100056889A1-20100304-C00004.png)
JPS6082344U (ja) メモリ回路
JPS5928725U (ja) リセツト回路
JPH01162316U (US20100056889A1-20100304-C00004.png)
JPS5839647U (ja) 割込み発生回路
JPS58174733U (ja) プロセス入出力制御方式
JPH0289556U (US20100056889A1-20100304-C00004.png)
JPS60117654U (ja) 電力系統運転訓練用シミユレ−タ
JPH0250758U (US20100056889A1-20100304-C00004.png)
JPS62138228U (US20100056889A1-20100304-C00004.png)
JPS6034646U (ja) Cpu処理負荷表示回路
JPS6399945U (US20100056889A1-20100304-C00004.png)
JPS63139647U (US20100056889A1-20100304-C00004.png)
JPS62146223U (US20100056889A1-20100304-C00004.png)