JPS6413475A - Burn-in board - Google Patents
Burn-in boardInfo
- Publication number
- JPS6413475A JPS6413475A JP62170142A JP17014287A JPS6413475A JP S6413475 A JPS6413475 A JP S6413475A JP 62170142 A JP62170142 A JP 62170142A JP 17014287 A JP17014287 A JP 17014287A JP S6413475 A JPS6413475 A JP S6413475A
- Authority
- JP
- Japan
- Prior art keywords
- burn
- frame
- board
- ics
- processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Testing Of Individual Semiconductor Devices (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
PURPOSE:To shorten the time of the setting and extraction of an IC on and from a burn-in board by setting each lead frame to which plural semiconductor devices are connected on a frame support part, and performing burn-in processing. CONSTITUTION:A lead frame LF which is connected to a column 2 and has plural ICs 1 is mounted on a frame part 5b by inserting the positioning pin 5a of the main body B of the burn-in board BB into the hole HL of the frame, which is positioned and fixed at a frame support part 5. Consequently, respective leads 4 of the ICs 1 are connected to corresponding contactors 6 respectively. This board BB is set on a burn-in device to perform the burn-in processing. At this time, potentials, signals, etc., corresponding to the respective leads 4 are applied from the burn-in device through terminals 7 and contactors 6 provided to the main body B. The board BB is taken out of the burn-in device after the burn-in processing and the frame LF is extracted from the support part 5. Then the respective ICs 1 are cut along disconnection lines and disconnected from the column 2, and a final test is conducted.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62170142A JPS6413475A (en) | 1987-07-07 | 1987-07-07 | Burn-in board |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62170142A JPS6413475A (en) | 1987-07-07 | 1987-07-07 | Burn-in board |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6413475A true JPS6413475A (en) | 1989-01-18 |
Family
ID=15899448
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62170142A Pending JPS6413475A (en) | 1987-07-07 | 1987-07-07 | Burn-in board |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6413475A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02141165U (en) * | 1989-04-27 | 1990-11-27 | ||
CN111911030A (en) * | 2020-07-29 | 2020-11-10 | 东方通信股份有限公司 | Multi-person management safety box and opening method of door of safety box |
-
1987
- 1987-07-07 JP JP62170142A patent/JPS6413475A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02141165U (en) * | 1989-04-27 | 1990-11-27 | ||
CN111911030A (en) * | 2020-07-29 | 2020-11-10 | 东方通信股份有限公司 | Multi-person management safety box and opening method of door of safety box |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE92191T1 (en) | DEVICE FOR THE ELECTRICAL FUNCTIONAL TESTING OF WIRING PANELS, IN PARTICULAR PCBS. | |
EP0388790A3 (en) | Method and apparatus for testing high pin count integrated circuits | |
FR2648916B1 (en) | PRINTED CIRCUIT CARD TEST ARRANGEMENT AND ITS APPLICATION TO THE PRINTED CIRCUIT CARD TEST FORMING A MULTIPLEXING-DEMULTIPLEXING EQUIPMENT OF DIGITAL SIGNALS | |
EP0396272A3 (en) | Ic device including test circuit | |
JPS6413475A (en) | Burn-in board | |
EP0213453A3 (en) | Noise reduction during testing of integrated circuit chips | |
EP0388784A3 (en) | Method and apparatus for high speed integrated circuit testing | |
ATE49303T1 (en) | EQUIPMENT FOR FUNCTIONAL TESTING OF INTEGRATED CIRCUITS. | |
ES2011542A6 (en) | Lead frame short tester | |
DE59001454D1 (en) | DEVICE FOR THE ELECTRICAL FUNCTIONAL TESTING OF WIRING FIELDS, IN PARTICULAR OF CIRCUIT BOARDS. | |
JPS5727041A (en) | Large-scale integrated circuit having testing function | |
JPS5627667A (en) | Method of estimating semiconductor device | |
JPS5396740A (en) | Test system | |
MY130826A (en) | Lead formation, assembly strip test, and singulation method and system | |
JPS6421935A (en) | Tape carrier | |
DE3885257T2 (en) | Method to differentially enlarge the collector area of a lateral PNP transistor during the electrical test of an integrated circuit on a wafer. | |
JPS6469976A (en) | Component having testing circuit incorporated | |
JPS5381084A (en) | Testing method of integrated circuit | |
JPS6421374A (en) | Apparatus for testing integrated circuit | |
JPS647534A (en) | System of connecting integrated circuit device for testing | |
ATE78930T1 (en) | ARRANGEMENT FOR TESTING INTEGRATED CIRCUITS. | |
JPS6437859A (en) | Semiconductor integrated circuit | |
JPS56146255A (en) | Semiconductor device and manufacture therefor | |
JPS53145576A (en) | Measuring method of electrical characteristics of semiconductor wafers and probe card used in said method | |
JPS5481078A (en) | Test method for wafer using wafer carrier |