JPS6411170B2 - - Google Patents
Info
- Publication number
- JPS6411170B2 JPS6411170B2 JP7468580A JP7468580A JPS6411170B2 JP S6411170 B2 JPS6411170 B2 JP S6411170B2 JP 7468580 A JP7468580 A JP 7468580A JP 7468580 A JP7468580 A JP 7468580A JP S6411170 B2 JPS6411170 B2 JP S6411170B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- frequency
- oscillator
- pulse
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
- H03L7/1974—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
Landscapes
- Channel Selection Circuits, Automatic Tuning Circuits (AREA)
- Superheterodyne Receivers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7468580A JPS56169927A (en) | 1980-06-03 | 1980-06-03 | Frequency synthesizer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7468580A JPS56169927A (en) | 1980-06-03 | 1980-06-03 | Frequency synthesizer |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS56169927A JPS56169927A (en) | 1981-12-26 |
| JPS6411170B2 true JPS6411170B2 (enrdf_load_html_response) | 1989-02-23 |
Family
ID=13554320
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7468580A Granted JPS56169927A (en) | 1980-06-03 | 1980-06-03 | Frequency synthesizer |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS56169927A (enrdf_load_html_response) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB8512912D0 (en) * | 1985-05-22 | 1985-06-26 | Plessey Co Plc | Phase modulators |
| DE60228597D1 (de) | 2002-12-23 | 2008-10-09 | St Microelectronics Belgium Nv | Frequenzsynthesizer mit gebrochenem Teilverhältnis und kompensierter Verzögerung |
-
1980
- 1980-06-03 JP JP7468580A patent/JPS56169927A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS56169927A (en) | 1981-12-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4516084A (en) | Frequency synthesizer using an arithmetic frequency synthesizer and plural phase locked loops | |
| EP0193273A2 (en) | Improvements in or relating to synthesisers | |
| JP2616582B2 (ja) | Ｐｌｌ周波数シンセサイザ | |
| EP0189319B1 (en) | Phase-locked loop | |
| JP3267260B2 (ja) | 位相同期ループ回路及びそれを使用した周波数変調方法 | |
| CA2010724C (en) | Slip phase control pll | |
| US5577080A (en) | Digital phase-locked loop circuit with filter coefficient generator | |
| US4145667A (en) | Phase locked loop frequency synthesizer using digital modulo arithmetic | |
| US5235292A (en) | Signal generator having backup oscillator switching circuit | |
| GB2107142A (en) | Frequency synthesisers | |
| US5500627A (en) | Precision duty cycle phase lock loop | |
| JPS6411170B2 (enrdf_load_html_response) | ||
| KR20010099604A (ko) | 디지털 신호를 샘플링하는 동안에 클럭을 복구하는 방법 | |
| JPH0338774B2 (enrdf_load_html_response) | ||
| GB2239115A (en) | Direct dividing frequency synthesiser | |
| JPH07120942B2 (ja) | Ｐｌｌ回路 | |
| US6298106B1 (en) | Frequency synthesiser | |
| JP3210849B2 (ja) | 分数ｎ周波数シンセサイザ | |
| RU2081510C1 (ru) | Синтезатор частот | |
| JP3746124B2 (ja) | 周波数シンセサイザ | |
| JPH05243994A (ja) | フラクショナルｎシンセサイザのスプリアスキャンセル回路 | |
| JPH0795051A (ja) | ディジタルｐｌｌ回路 | |
| SU1008898A1 (ru) | Синтезатор интервалов времени | |
| SU1127097A1 (ru) | Делитель частоты с переменным коэффициентом делени | |
| JPH08274628A (ja) | デジタルｐｌｌ |