JPS6399952U - - Google Patents
Info
- Publication number
- JPS6399952U JPS6399952U JP19502986U JP19502986U JPS6399952U JP S6399952 U JPS6399952 U JP S6399952U JP 19502986 U JP19502986 U JP 19502986U JP 19502986 U JP19502986 U JP 19502986U JP S6399952 U JPS6399952 U JP S6399952U
- Authority
- JP
- Japan
- Prior art keywords
- data
- latches
- processing unit
- central processing
- dma
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000001514 detection method Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 1
Landscapes
- Bus Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19502986U JPS6399952U (cs) | 1986-12-18 | 1986-12-18 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19502986U JPS6399952U (cs) | 1986-12-18 | 1986-12-18 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6399952U true JPS6399952U (cs) | 1988-06-29 |
Family
ID=31152539
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP19502986U Pending JPS6399952U (cs) | 1986-12-18 | 1986-12-18 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6399952U (cs) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57157333A (en) * | 1981-03-25 | 1982-09-28 | Fujitsu Ltd | Memory address control system |
| JPS60186955A (ja) * | 1984-03-05 | 1985-09-24 | Oki Electric Ind Co Ltd | Ｄｍａ制御方式 |
-
1986
- 1986-12-18 JP JP19502986U patent/JPS6399952U/ja active Pending
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57157333A (en) * | 1981-03-25 | 1982-09-28 | Fujitsu Ltd | Memory address control system |
| JPS60186955A (ja) * | 1984-03-05 | 1985-09-24 | Oki Electric Ind Co Ltd | Ｄｍａ制御方式 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0222520A3 (en) | Bus access interface and method for a computer | |
| JPS6399952U (cs) | ||
| JPS625356U (cs) | ||
| JPS61192353U (cs) | ||
| JPS62183257U (cs) | ||
| JPH0386458U (cs) | ||
| JPS63278168A (ja) | バス制御装置 | |
| JPH01144946U (cs) | ||
| JPS6439540U (cs) | ||
| JPH03129452A (ja) | デュアル・ポート・メモリのアクセス制御方法 | |
| JPS6284845U (cs) | ||
| JPH0267441U (cs) | ||
| JPS59100337U (ja) | Ｄｍａ制御回路 | |
| JPS6446840U (cs) | ||
| JPH02130045U (cs) | ||
| JPH0428351U (cs) | ||
| JPS63118659U (cs) | ||
| JPH01175343U (cs) | ||
| JPS6339754U (cs) | ||
| JPS63107050U (cs) | ||
| JPH0181794U (cs) | ||
| JPS62109253U (cs) | ||
| JPH05324550A (ja) | スプリットバス | |
| JPS61189357U (cs) | ||
| JPS6057855U (ja) | デュアルｃｐｕ方式情報処理装置 |