JPS6395252U - - Google Patents

Info

Publication number
JPS6395252U
JPS6395252U JP1986190764U JP19076486U JPS6395252U JP S6395252 U JPS6395252 U JP S6395252U JP 1986190764 U JP1986190764 U JP 1986190764U JP 19076486 U JP19076486 U JP 19076486U JP S6395252 U JPS6395252 U JP S6395252U
Authority
JP
Japan
Prior art keywords
integrated circuit
circuit device
gate array
chip
array integrated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1986190764U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1986190764U priority Critical patent/JPS6395252U/ja
Publication of JPS6395252U publication Critical patent/JPS6395252U/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061—Disposition
    • H01L2224/0612—Layout
    • H01L2224/0613—Square or rectangular array
    • H01L2224/06133—Square or rectangular array with a staggered arrangement, e.g. depopulated array
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061—Disposition
    • H01L2224/0612—Layout
    • H01L2224/0615—Mirror array, i.e. array having only a reflection symmetry, i.e. bilateral symmetry
    • H01L2224/06153—Mirror array, i.e. array having only a reflection symmetry, i.e. bilateral symmetry with a staggered arrangement, e.g. depopulated array
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/494—Connecting portions
    • H01L2224/4943—Connecting portions the connecting portions being staggered
    • H01L2224/49431—Connecting portions the connecting portions being staggered on the semiconductor or solid-state body

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Wire Bonding (AREA)
JP1986190764U 1986-12-11 1986-12-11 Pending JPS6395252U (enrdf_load_html_response)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1986190764U JPS6395252U (enrdf_load_html_response) 1986-12-11 1986-12-11

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1986190764U JPS6395252U (enrdf_load_html_response) 1986-12-11 1986-12-11

Publications (1)

Publication Number Publication Date
JPS6395252U true JPS6395252U (enrdf_load_html_response) 1988-06-20

Family

ID=31144288

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1986190764U Pending JPS6395252U (enrdf_load_html_response) 1986-12-11 1986-12-11

Country Status (1)

Country Link
JP (1) JPS6395252U (enrdf_load_html_response)

Similar Documents

Publication Publication Date Title
IE802401L (en) Manufacturing semiconductor devices
JPS6395252U (enrdf_load_html_response)
JPS6365239U (enrdf_load_html_response)
JPS59197151A (ja) 半導体集積回路装置
JPS6282749U (enrdf_load_html_response)
JPS5935448A (ja) マスタスライス集積回路装置
JP2702155B2 (ja) 半導体集積回路
JPH01165648U (enrdf_load_html_response)
JPH0328736U (enrdf_load_html_response)
JPS60179042U (ja) ゲ−トアレイ半導体装置
JPS6393645U (enrdf_load_html_response)
JPH0475665B2 (enrdf_load_html_response)
JPH0343742U (enrdf_load_html_response)
JPS60247943A (ja) 半導体集積回路装置
JPS63291452A (ja) システム機能を備えた半導体集積回路装置
JPS6390844U (enrdf_load_html_response)
JPS6276735A (ja) 半導体集積回路装置
JPS63187339U (enrdf_load_html_response)
JPS63250144A (ja) ゲ−トアレイ半導体装置
JPS61121731U (enrdf_load_html_response)
JPH0224547U (enrdf_load_html_response)
JPS62152430U (enrdf_load_html_response)
JPS63100837U (enrdf_load_html_response)
JPH0288239U (enrdf_load_html_response)
JPH0273746U (enrdf_load_html_response)