JPS638983Y2 - - Google Patents

Info

Publication number
JPS638983Y2
JPS638983Y2 JP1985202898U JP20289885U JPS638983Y2 JP S638983 Y2 JPS638983 Y2 JP S638983Y2 JP 1985202898 U JP1985202898 U JP 1985202898U JP 20289885 U JP20289885 U JP 20289885U JP S638983 Y2 JPS638983 Y2 JP S638983Y2
Authority
JP
Japan
Prior art keywords
data
shift register
input
read
shift
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1985202898U
Other languages
English (en)
Japanese (ja)
Other versions
JPS61115255U (enExample
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1985202898U priority Critical patent/JPS638983Y2/ja
Publication of JPS61115255U publication Critical patent/JPS61115255U/ja
Application granted granted Critical
Publication of JPS638983Y2 publication Critical patent/JPS638983Y2/ja
Expired legal-status Critical Current

Links

Landscapes

  • Bus Control (AREA)
JP1985202898U 1985-12-28 1985-12-28 Expired JPS638983Y2 (enExample)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1985202898U JPS638983Y2 (enExample) 1985-12-28 1985-12-28

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1985202898U JPS638983Y2 (enExample) 1985-12-28 1985-12-28

Publications (2)

Publication Number Publication Date
JPS61115255U JPS61115255U (enExample) 1986-07-21
JPS638983Y2 true JPS638983Y2 (enExample) 1988-03-17

Family

ID=30765326

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1985202898U Expired JPS638983Y2 (enExample) 1985-12-28 1985-12-28

Country Status (1)

Country Link
JP (1) JPS638983Y2 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
USRE42615E1 (en) 1997-02-24 2011-08-16 Genesis Microchip (Delaware) Inc. Method and system for displaying an analog image by a digital display device

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS49112543A (enExample) * 1973-02-23 1974-10-26
JPS5082946A (enExample) * 1973-11-24 1975-07-04
JPS5157258A (ja) * 1974-11-15 1976-05-19 Hitachi Ltd Batsufuamemorikairo
JPS5294040A (en) * 1976-02-03 1977-08-08 Nec Corp Data processing unit

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
USRE42615E1 (en) 1997-02-24 2011-08-16 Genesis Microchip (Delaware) Inc. Method and system for displaying an analog image by a digital display device
USRE43573E1 (en) 1997-02-24 2012-08-14 Genesis Microchip (Delaware) Inc. Method and system for displaying an analog image by a digital display device

Also Published As

Publication number Publication date
JPS61115255U (enExample) 1986-07-21

Similar Documents

Publication Publication Date Title
EP1645967B1 (en) Multi-channel DMA with shared FIFO buffer
US7159048B2 (en) Direct memory access (DMA) transfer buffer processor
JP2572292B2 (ja) 非同期データ伝送装置
EP2097828B1 (en) Dmac to handle transfers of unknown lengths
GB2101374A (en) Interface circuit
US5901291A (en) Method and apparatus for maintaining message order in multi-user FIFO stacks
US7502896B2 (en) System and method for maintaining the integrity of data transfers in shared memory configurations
US5353416A (en) CPU lock logic for corrected operation with a posted write array
JPS6217876Y2 (enExample)
CN102236623A (zh) 信号控制设备和信号控制方法
JPH0622008B2 (ja) 同期化回路
US6442627B1 (en) Output FIFO data transfer control device
JPS638983Y2 (enExample)
US7523232B2 (en) Mark/re-read and mark/re-write operations in a multi-queue first-in first-out memory system
US7870310B2 (en) Multiple counters to relieve flag restriction in a multi-queue first-in first-out memory system
US7805552B2 (en) Partial packet write and write data filtering in a multi-queue first-in first-out memory system
WO2024208273A1 (zh) Soc芯片及其数据存储方法
US5949787A (en) Multi-function FIFO counter status register
JPH07182849A (ja) Ｆｉｆｏメモリ
JP4904136B2 (ja) 双方向データ通信用単一ポートメモリ制御装置およびその制御方法
US20080183941A1 (en) Hardware assisted bus state transition using content addressable memories.
JP3057754B2 (ja) メモリ回路および分散処理システム
JP2003036248A (ja) シングルチップマイクロプロセッサに用いる小規模プロセッサ
CN119127117A (zh) 一种带有寄存器的同步fifo及电子设备
JPH03100851A (ja) 先入れ先出し記憶装置