JPS636896B2 - - Google Patents

Info

Publication number
JPS636896B2
JPS636896B2 JP56062130A JP6213081A JPS636896B2 JP S636896 B2 JPS636896 B2 JP S636896B2 JP 56062130 A JP56062130 A JP 56062130A JP 6213081 A JP6213081 A JP 6213081A JP S636896 B2 JPS636896 B2 JP S636896B2
Authority
JP
Japan
Prior art keywords
data
word
buffer register
signal
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56062130A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57176447A (en
Inventor
Shuichi Akimoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56062130A priority Critical patent/JPS57176447A/ja
Publication of JPS57176447A publication Critical patent/JPS57176447A/ja
Publication of JPS636896B2 publication Critical patent/JPS636896B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/22—Handling requests for interconnection or transfer for access to input/output bus using successive scanning, e.g. polling

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Input From Keyboards Or The Like (AREA)
JP56062130A 1981-04-24 1981-04-24 A plurality word instantaneous input type digital input circuit system Granted JPS57176447A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56062130A JPS57176447A (en) 1981-04-24 1981-04-24 A plurality word instantaneous input type digital input circuit system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56062130A JPS57176447A (en) 1981-04-24 1981-04-24 A plurality word instantaneous input type digital input circuit system

Publications (2)

Publication Number Publication Date
JPS57176447A JPS57176447A (en) 1982-10-29
JPS636896B2 true JPS636896B2 (enrdf_load_html_response) 1988-02-12

Family

ID=13191178

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56062130A Granted JPS57176447A (en) 1981-04-24 1981-04-24 A plurality word instantaneous input type digital input circuit system

Country Status (1)

Country Link
JP (1) JPS57176447A (enrdf_load_html_response)

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5927932B2 (ja) * 1976-09-13 1984-07-09 カシオ計算機株式会社 キ−入力方式
JPS5535664U (enrdf_load_html_response) * 1978-08-31 1980-03-07
JPS5547739A (en) * 1978-09-30 1980-04-04 Toshiba Corp Input circuit
JPS55123759A (en) * 1979-03-15 1980-09-24 Nec Corp Invalid code set system
JPS55134434A (en) * 1979-04-05 1980-10-20 Mitsubishi Electric Corp Decoding unit

Also Published As

Publication number Publication date
JPS57176447A (en) 1982-10-29

Similar Documents

Publication Publication Date Title
EP0312238A2 (en) FIFO buffer controller
JPS6363938B2 (enrdf_load_html_response)
EP0509722B1 (en) Data transfer system
JPS648383B2 (enrdf_load_html_response)
EP0057096A2 (en) Information processing unit
JPH0449142B2 (enrdf_load_html_response)
JPS636896B2 (enrdf_load_html_response)
EP0661648A2 (en) Digital signal processing circuit
CN1004945B (zh) 地址控制装置
SU1566336A1 (ru) Устройство дл вывода информации
JPS63129438A (ja) メモリ制御装置
JPH079280Y2 (ja) スタック回路
SU1689961A1 (ru) Устройство дл обмена информацией между ЦВМ и внешними устройствами
SU1179349A1 (ru) Устройство дл контрол микропрограмм
SU1564620A2 (ru) Устройство дл управлени микропроцессорной системой
JPS61161560A (ja) メモリ装置
JP2576805Y2 (ja) 楽音生成用ｌｓｉ
JPH082756Y2 (ja) 画像処理装置
JPS626253B2 (enrdf_load_html_response)
JPH0133848B2 (enrdf_load_html_response)
JPH0250652B2 (enrdf_load_html_response)
JPS61177556A (ja) メモリ切替回路
JPS57162182A (en) Memory access controlling system
JPS642971B2 (enrdf_load_html_response)
JPH11282650A (ja) Ｆｉｆｏメモリのハザード防止回路