JPS6363865U - - Google Patents
Info
- Publication number
- JPS6363865U JPS6363865U JP15911486U JP15911486U JPS6363865U JP S6363865 U JPS6363865 U JP S6363865U JP 15911486 U JP15911486 U JP 15911486U JP 15911486 U JP15911486 U JP 15911486U JP S6363865 U JPS6363865 U JP S6363865U
- Authority
- JP
- Japan
- Prior art keywords
- data storage
- date
- data
- storage means
- date data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000013500 data storage Methods 0.000 claims 6
- 238000010586 diagram Methods 0.000 description 3
- 238000000034 method Methods 0.000 description 3
- 101100033865 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) RFA1 gene Proteins 0.000 description 1
- 101100524516 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) RFA2 gene Proteins 0.000 description 1
- RRLHMJHRFMHVNM-BQVXCWBNSA-N [(2s,3r,6r)-6-[5-[5-hydroxy-3-(4-hydroxyphenyl)-4-oxochromen-7-yl]oxypentoxy]-2-methyl-3,6-dihydro-2h-pyran-3-yl] acetate Chemical compound C1=C[C@@H](OC(C)=O)[C@H](C)O[C@H]1OCCCCCOC1=CC(O)=C2C(=O)C(C=3C=CC(O)=CC=3)=COC2=C1 RRLHMJHRFMHVNM-BQVXCWBNSA-N 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 238000010606 normalization Methods 0.000 description 1
Landscapes
- Electric Clocks (AREA)
- Calculators And Similar Devices (AREA)
Description
第１図は本考案の一実施例を適用した電子腕時
計を示す外観図、第２図は表示部２を示す拡大図
、第３図は同実施例の内部回路を示すブロツク図
、第４図はＲＡＭ５の主要な内部構成を示す図、
第５図および第６図はそれぞれにおける各種表示
状態の一例を示す図、第７図は同実施例の全体的
な処理動作を示すフローチヤート、第８図は第７
図のキースイツチ処理を具体的に示すフローチヤ
ート、第９図は第８図のデータ修正処理を具体的
に示すフローチヤート、第１０図は第８図の正規
化処理を具体的に示すフローチヤート、第１１図
は第７図の計時処理を具体的に示すフローチヤー
トである。
２……表示部、２ａ……表示バツフア、３……
ＲＯＭ、５……ＲＡＭ、７……演算回路、９……
発振器、１２……分周回路、Ｒ……日付データレ
ジスタ、Ｍ……モードフラグ、Ｌ……フラグ、Ｎ
……データ数記憶レジスタ、ｎ……次回報知のペ
ージ記憶レジスタ、Ｐ……ページレジスタ、Ｃ…
…データカウンタ、ＢＵＦ１，ＢＵＦ２……バツ
フア。
Fig. 1 is an external view showing an electronic wristwatch to which an embodiment of the present invention is applied, Fig. 2 is an enlarged view showing the display section 2, Fig. 3 is a block diagram showing the internal circuit of the embodiment, and Fig. 4. is a diagram showing the main internal configuration of RAM5,
5 and 6 are diagrams showing examples of various display states in each case, FIG. 7 is a flowchart showing the overall processing operation of the same embodiment, and FIG.
9 is a flowchart specifically showing the data correction process shown in FIG. 8; FIG. 10 is a flowchart specifically showing the normalization process shown in FIG. 8; FIG. 11 is a flowchart specifically showing the time measurement process shown in FIG. 7. 2...display section, 2a...display buffer, 3...
ROM, 5...RAM, 7... Arithmetic circuit, 9...
Oscillator, 12... Frequency divider circuit, R... Date data register, M... Mode flag, L... Flag, N
...Data number storage register, n...Next notification page storage register, P...Page register, C...
...Data counter, BUF1, BUF2... BUFFA.
Claims (1)
る計時手段と、 少なくとも年月日からなる日付データを入力す
る入力手段と、 前記入力手段で入力された日付データを記憶す
るデータ記憶手段と、 前記データ記憶手段に記憶された日付データの
表示手段と、 ある過去から前記計時手段によつて得られる現
在の日付及び時刻に対して１年以内の未来までの
範囲で前記日付データを前記データ記憶手段に記
憶させる入力制御手段とを具備することを特徴と
するデータ記憶装置。[Claims for Utility Model Registration] A clock means for counting reference signals to obtain the current date and time; an input means for inputting date data consisting of at least year, month, and day; and date data input by the input means. a data storage means for storing date data; a display means for displaying date data stored in the data storage means; and a date data storage means for displaying date data stored in the data storage means; A data storage device comprising: input control means for storing the date data in the data storage means.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15911486U JPS6363865U (en) | 1986-10-16 | 1986-10-16 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15911486U JPS6363865U (en) | 1986-10-16 | 1986-10-16 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6363865U true JPS6363865U (en) | 1988-04-27 |
Family
ID=31083242
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15911486U Pending JPS6363865U (en) | 1986-10-16 | 1986-10-16 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6363865U (en) |
-
1986
- 1986-10-16 JP JP15911486U patent/JPS6363865U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6363865U (en) | ||
| JPS6363866U (en) | ||
| JPS6363862U (en) | ||
| JPS6363867U (en) | ||
| JPS6363863U (en) | ||
| JPS6339765U (en) | ||
| JPS6363868U (en) | ||
| JPS63137893U (en) | ||
| JPH0289549U (en) | ||
| JPS63148896U (en) | ||
| JPS60130481U (en) | Electronic equipment with scheduler | |
| JPS63148897U (en) | ||
| JPS63164781U (en) | ||
| JPH0191296U (en) | ||
| JPS62186097U (en) | ||
| JPS63138582U (en) | ||
| JPH02150597U (en) | ||
| JPS63148895U (en) | ||
| JPS63137892U (en) | ||
| JPS6331392U (en) | ||
| JPS6323687U (en) | ||
| JPS6339764U (en) | ||
| JPS61190890U (en) | ||
| JPS6035291U (en) | Calendar clock with automatic time correction function | |
| JPS63164780U (en) |