JPH0289549U - - Google Patents
Info
- Publication number
- JPH0289549U JPH0289549U JP16757388U JP16757388U JPH0289549U JP H0289549 U JPH0289549 U JP H0289549U JP 16757388 U JP16757388 U JP 16757388U JP 16757388 U JP16757388 U JP 16757388U JP H0289549 U JPH0289549 U JP H0289549U
- Authority
- JP
- Japan
- Prior art keywords
- day
- month
- input
- current
- days
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 5
- 239000004973 liquid crystal related substance Substances 0.000 description 2
- 230000007704 transition Effects 0.000 description 1
Landscapes
- Calculators And Similar Devices (AREA)
Description
第１図は本考案の一実施例の回路構成を示す図
、第２図は第１図におけるＲＡＭの一部の構成を
詳細に示す図、第３図は上記実施の外観を示す図
、第４図は第３図中の液晶表示パネルにおける表
示体配列状態を示す図、第５図は上記実施例の動
作の概要を示すジエネラルフローチヤート、第６
図は、上記ジエネラルフローチヤート中のスイツ
チ処理を詳細に示すフローチヤート、第７図は上
記ジエネラルフローチヤート中の表示処理を詳細
に示すフローチヤート、第８図はスイツチ操作に
伴なう表示部の表示変遷を示す図である。
１……ＣＰＵ、２……発振器、３……分周回路
、４……時刻計数回路、５……日付計数回路、６
……スイツチ部、７……表示部、７ａ……液晶表
示パネル、８……ＲＡＭ、９……ＲＯＭ、１０…
…ケース、１１……キー配列部、Ｘ……目標日付
レジスタ、Ｚ……目標年レジスタ、Ｗ……残り日
数レジスタ、Ｍ……モードレジスタ、Ｎ……目標
日付桁レジスタ、ＴＤ……当日表示部、ＴＤ１…
…日付表示部、ＴＤ２……時刻表示部、ＡＤ……
目標日表示部、ＡＤ１……残り日数表示部、ＡＤ
２……目標日データ表示部。
FIG. 1 is a diagram showing the circuit configuration of an embodiment of the present invention, FIG. 2 is a diagram showing the configuration of a part of the RAM in FIG. 1 in detail, FIG. 3 is a diagram showing the external appearance of the above implementation, 4 is a diagram showing the arrangement state of display elements in the liquid crystal display panel in FIG. 3, FIG. 5 is a general flowchart showing an overview of the operation of the above embodiment, and FIG.
The figure is a flowchart showing the switch processing in the general flowchart in detail, FIG. 7 is a flowchart showing the display processing in the general flowchart in detail, and FIG. 8 is the display accompanying the switch operation. FIG. 3 is a diagram showing the display transition of the section. 1... CPU, 2... Oscillator, 3... Frequency dividing circuit, 4... Time counting circuit, 5... Date counting circuit, 6
...Switch section, 7...Display section, 7a ...Liquid crystal display panel, 8...RAM, 9...ROM, 10...
...Case, 11...Key layout section, X...Target date register, Z...Target year register, W...Remaining days register, M...Mode register, N...Target date digit register, TD...Today's display Department, TD 1 ...
...Date display section, TD 2 ...Time display section, AD...
Target date display section, AD 1 ... Remaining days display section, AD
2 ...Target date data display section.
Claims (1)
、 任意の月、日入力する日付入力手段と、 この日付入力手段で入力された月、日を記憶す
る記憶手段と、 この記憶手段に記憶された月、日と計時手段で
得られた現在の月、日との間で、前後を判断する
判断手段と、 入力月、日が現在月、日より後のときには現在
月、日から入力月、日までの日数を求め、入力月
、日が現在月、日より前のときには現在月、日か
ら来年の入力月、日までの日数を求める残り日数
算出手段と、 この残り日数算出手段で得られた残り日数を表
示する表示手段とを備えることを特徴とする残り
日数表示装置。[Scope of Claim for Utility Model Registration] Timekeeping means for measuring the current time, month, and day; Date input means for inputting an arbitrary month and day; and Storage means for storing the month and day entered by the date input means. and a determination means for determining whether or not the month and day stored in the storage means are equal to the current month and day obtained by the timekeeping means, and when the input month and day are later than the current month and day. Remaining days calculation means for calculating the number of days from the current month and day to the input month and day, and when the input month and day are before the current month and day, calculating the number of days from the current month and day to the next input month and day; A remaining days display device comprising: display means for displaying the remaining days obtained by the remaining days calculation means.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16757388U JPH0289549U (en) | 1988-12-27 | 1988-12-27 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16757388U JPH0289549U (en) | 1988-12-27 | 1988-12-27 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0289549U true JPH0289549U (en) | 1990-07-16 |
Family
ID=31455990
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16757388U Pending JPH0289549U (en) | 1988-12-27 | 1988-12-27 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0289549U (en) |
-
1988
- 1988-12-27 JP JP16757388U patent/JPH0289549U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4424567A (en) | Electronic cash register with timekeeper | |
| JPH0289549U (en) | ||
| JP2513600Y2 (en) | Data bank device | |
| JP2984770B2 (en) | Electronic clock | |
| JPS6363868U (en) | ||
| JPS6025612Y2 (en) | random number generator | |
| JPS6363867U (en) | ||
| JPH03104268U (en) | ||
| JPH0615313Y2 (en) | Data storage device | |
| JPS6363863U (en) | ||
| JPH03104267U (en) | ||
| JPS6363865U (en) | ||
| JPS6363866U (en) | ||
| JPS647357U (en) | ||
| JPS63164781U (en) | ||
| JPS6040066B2 (en) | Calendar information display method | |
| JPH0289152A (en) | Number of days calculator for electronic apparatus | |
| JPS6275558U (en) | ||
| JPH0399395U (en) | ||
| JPS63126947U (en) | ||
| JPS6232431B2 (en) | ||
| JPH032292U (en) | ||
| JPH032293U (en) | ||
| JPS6331392U (en) | ||
| JPS6339765U (en) |