JPS6363135B2 - - Google Patents
Info
- Publication number
- JPS6363135B2 JPS6363135B2 JP56194298A JP19429881A JPS6363135B2 JP S6363135 B2 JPS6363135 B2 JP S6363135B2 JP 56194298 A JP56194298 A JP 56194298A JP 19429881 A JP19429881 A JP 19429881A JP S6363135 B2 JPS6363135 B2 JP S6363135B2
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- circuit
- output
- reset
- exceeds
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
- H03L7/105—Resetting the controlled oscillator when its frequency is outside a predetermined limit
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56194298A JPS5895430A (ja) | 1981-12-02 | 1981-12-02 | フェ−ズ・ロックド・ル−プ回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56194298A JPS5895430A (ja) | 1981-12-02 | 1981-12-02 | フェ−ズ・ロックド・ル−プ回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5895430A JPS5895430A (ja) | 1983-06-07 |
JPS6363135B2 true JPS6363135B2 (enrdf_load_stackoverflow) | 1988-12-06 |
Family
ID=16322264
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56194298A Granted JPS5895430A (ja) | 1981-12-02 | 1981-12-02 | フェ−ズ・ロックド・ル−プ回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5895430A (enrdf_load_stackoverflow) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6084016A (ja) * | 1983-10-14 | 1985-05-13 | Canon Inc | Pll回路 |
JPS6084017A (ja) * | 1983-10-14 | 1985-05-13 | Canon Inc | Pll回路 |
JPS62155528U (enrdf_load_stackoverflow) * | 1986-03-26 | 1987-10-02 | ||
US5107227A (en) * | 1988-02-08 | 1992-04-21 | Magellan Corporation (Australia) Pty. Ltd. | Integratable phase-locked loop |
JP3802487B2 (ja) * | 2000-12-25 | 2006-07-26 | ザインエレクトロニクス株式会社 | 半導体集積回路 |
FR2937203B1 (fr) | 2008-10-13 | 2011-03-18 | Sagem Defense Securite | Dispositif de reconstitution de l'horloge d'un signal nrz et systeme de transmissoin associe. |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5081254A (enrdf_load_stackoverflow) * | 1973-11-16 | 1975-07-01 | ||
JPS5219053A (en) * | 1975-08-04 | 1977-01-14 | Oki Electric Ind Co Ltd | Phase synchronization circuit |
-
1981
- 1981-12-02 JP JP56194298A patent/JPS5895430A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5895430A (ja) | 1983-06-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4151485A (en) | Digital clock recovery circuit | |
US5285483A (en) | Phase synchronization circuit | |
US5327103A (en) | Lock detection circuit for a phase lock loop | |
JP2568110B2 (ja) | フェーズロックドループ回路 | |
EP0195500B1 (en) | Charge-pump circuit for a phase-locked loop | |
US4875108A (en) | Phase lock loop | |
EP0244665A2 (en) | Apparatus for, and a method of, obtaining a measure of data detection error | |
JPS6363135B2 (enrdf_load_stackoverflow) | ||
JPH01503192A (ja) | 低ジツタ・フエーズロツク・ループ | |
US5329560A (en) | AGC circuit with non-linear gain for use in PLL circuit | |
US5293445A (en) | AGC with non-linear gain for PLL circuits | |
US4390801A (en) | Circuit for reproducing a clock signal | |
EP0009939A1 (en) | Phase-locked loops | |
US4583053A (en) | Phase detector insensitive to missing pulses | |
US5734273A (en) | Phase lock detector | |
US4560950A (en) | Method and circuit for phase lock loop initialization | |
JPH02202119A (ja) | 周波数追跡システム | |
EP0194741B1 (en) | Phase discriminator and data standardiser | |
EP0164806B1 (en) | Pll-circuit | |
JP3367381B2 (ja) | 位相ロックループ回路 | |
JPH118656A (ja) | スライスレベル評価方法、2値化方法、それを用いた回路及びそれを用いた装置 | |
JP2675096B2 (ja) | 再生信号補正方法 | |
EP0190578B1 (en) | Clock phase discriminator | |
JPS595751A (ja) | 位相同期回路 | |
JPS61261923A (ja) | 位相同期回路 |