JPS6356573B2 - - Google Patents
Info
- Publication number
- JPS6356573B2 JPS6356573B2 JP25192383A JP25192383A JPS6356573B2 JP S6356573 B2 JPS6356573 B2 JP S6356573B2 JP 25192383 A JP25192383 A JP 25192383A JP 25192383 A JP25192383 A JP 25192383A JP S6356573 B2 JPS6356573 B2 JP S6356573B2
- Authority
- JP
- Japan
- Prior art keywords
- access
- address
- selection circuit
- mcu
- systems
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000015654 memory Effects 0.000 claims description 16
- 238000006243 chemical reaction Methods 0.000 claims description 12
- 230000005540 biological transmission Effects 0.000 claims description 3
- 101100236764 Caenorhabditis elegans mcu-1 gene Proteins 0.000 description 12
- 238000000034 method Methods 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 238000012545 processing Methods 0.000 description 3
- 238000013519 translation Methods 0.000 description 2
- 101100332284 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) DSS1 gene Proteins 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000013507 mapping Methods 0.000 description 1
- 239000002699 waste material Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
- G06F13/1652—Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
- G06F13/1657—Access to multiple memories
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Complex Calculations (AREA)
Priority Applications (9)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP25192383A JPS60140454A (ja) | 1983-12-27 | 1983-12-27 | 記憶部制御装置 |
CA000469910A CA1221464A (en) | 1983-12-26 | 1984-12-12 | Data processor system having improved data throughput of multiprocessor system |
DE8484402614T DE3484235D1 (de) | 1983-12-26 | 1984-12-17 | Datenverarbeitungssystem mit mehreren multiprozessorsystemen. |
EP84402614A EP0147295B1 (en) | 1983-12-26 | 1984-12-17 | Data processing system including a plurality of multiprocessor systems |
US06/682,316 US4718006A (en) | 1983-12-26 | 1984-12-17 | Data processor system having improved data throughput in a multiprocessor system |
AU36857/84A AU554059B2 (en) | 1983-12-26 | 1984-12-18 | A data processor system having improved data throughput of multiprocessor system |
BR8406678A BR8406678A (pt) | 1983-12-26 | 1984-12-21 | Sistema processador de dados incluindo uma pluralidade de sistemas multiprocessadores e processo para processamento de dados em uma unidade de controle de memoria fornecida em um sistema multiprocessador |
KR1019840008243A KR890004995B1 (ko) | 1983-12-26 | 1984-12-21 | 멀티프로세서 시스템의 향상된 데이타 처리능력을 갖는 데이타 처리시스템 및 방법 |
ES539033A ES8602272A1 (es) | 1983-12-26 | 1984-12-24 | Una instalacion de tratamiento de datos que incluye una pluralidad de dispositivos multiprocesadores. |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP25192383A JPS60140454A (ja) | 1983-12-27 | 1983-12-27 | 記憶部制御装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60140454A JPS60140454A (ja) | 1985-07-25 |
JPS6356573B2 true JPS6356573B2 (US07968547-20110628-C00004.png) | 1988-11-08 |
Family
ID=17229975
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP25192383A Granted JPS60140454A (ja) | 1983-12-26 | 1983-12-27 | 記憶部制御装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60140454A (US07968547-20110628-C00004.png) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0472568U (US07968547-20110628-C00004.png) * | 1990-11-01 | 1992-06-25 |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006221433A (ja) * | 2005-02-10 | 2006-08-24 | Sony Corp | 共有メモリ装置 |
-
1983
- 1983-12-27 JP JP25192383A patent/JPS60140454A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0472568U (US07968547-20110628-C00004.png) * | 1990-11-01 | 1992-06-25 |
Also Published As
Publication number | Publication date |
---|---|
JPS60140454A (ja) | 1985-07-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5136500A (en) | Multiple shared memory arrangement wherein multiple processors individually and concurrently access any one of plural memories | |
AU598857B2 (en) | Move-out queue buffer | |
US6678801B1 (en) | DSP with distributed RAM structure | |
US4245301A (en) | Information processing system | |
US6163829A (en) | DSP interrupt control for handling multiple interrupts | |
JPH02291044A (ja) | 大域データ複写および2レベルのアドレス変換装置を備えた多重プロセッサ・システム | |
JPH04246745A (ja) | 情報処理装置及びその方法 | |
US5060186A (en) | High-capacity memory having extended addressing capacity in a multiprocessing system | |
JP2561261B2 (ja) | バッファ記憶アクセス方法 | |
US6330632B1 (en) | System for arbitrating access from multiple requestors to multiple shared resources over a shared communications link and giving preference for accessing idle shared resources | |
US5168558A (en) | Apparatus and method for providing distributed control in a main memory unit of a data processing system | |
JPS6356573B2 (US07968547-20110628-C00004.png) | ||
EP0067519B1 (en) | Telecommunications system | |
JP2618223B2 (ja) | シングルチツプマイクロコンピユータ | |
US4954946A (en) | Apparatus and method for providing distribution control in a main memory unit of a data processing system | |
JPS6155708B2 (US07968547-20110628-C00004.png) | ||
JPH0227696B2 (ja) | Johoshorisochi | |
US5822766A (en) | Main memory interface for high speed data transfer | |
EP0182501A2 (en) | Memory mapping method and apparatus | |
JPS592058B2 (ja) | 記憶装置 | |
JPS6125178B2 (US07968547-20110628-C00004.png) | ||
JP2555123B2 (ja) | メモリアクセス管理方式 | |
JPS61118847A (ja) | メモリの同時アクセス制御方式 | |
JPS598845B2 (ja) | チヤンネル制御方式 | |
GB2099619A (en) | Data processing arrangements |